mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-28 05:53:54 +00:00
88 lines
2.1 KiB
C
88 lines
2.1 KiB
C
|
/*
|
||
|
|
* (C) Copyright 2002
|
||
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <config.h>
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
|
||
|
|
#include "pci.h"
|
||
|
|
|
||
|
|
#include "hardware.h"
|
||
|
|
#include "pcippc2.h"
|
||
|
|
|
||
|
|
u32 pcippc2_fpga0_phys;
|
||
|
|
u32 pcippc2_fpga1_phys;
|
||
|
|
|
||
|
|
void pcippc2_fpga_init (void)
|
||
|
|
{
|
||
|
|
pci_dev_t bdf = pci_find_device(FPGA_VENDOR_ID, FPGA_DEVICE_ID, 0);
|
||
|
|
unsigned int addr;
|
||
|
|
u16 cmd;
|
||
|
|
|
||
|
|
if (bdf == -1)
|
||
|
|
{
|
||
|
|
puts("Unable to find FPGA !\n");
|
||
|
|
hang();
|
||
|
|
}
|
||
|
|
|
||
|
|
pci_read_config_word(bdf, PCI_COMMAND, &cmd);
|
||
|
|
if ((cmd & (PCI_COMMAND_MEMORY | PCI_COMMAND_IO)) != (PCI_COMMAND_MEMORY | PCI_COMMAND_IO))
|
||
|
|
{
|
||
|
|
puts("FPGA is not configured !\n");
|
||
|
|
hang();
|
||
|
|
}
|
||
|
|
|
||
|
|
pci_read_config_dword(bdf, PCI_BASE_ADDRESS_0, &addr);
|
||
|
|
if (addr & 0x1)
|
||
|
|
{
|
||
|
|
/* IO space
|
||
|
|
*/
|
||
|
|
pcippc2_fpga0_phys = pci_io_to_phys(bdf, addr & 0xfffffffc);
|
||
|
|
}
|
||
|
|
else
|
||
|
|
{
|
||
|
|
/* Memory space
|
||
|
|
*/
|
||
|
|
pcippc2_fpga0_phys = pci_mem_to_phys(bdf, addr & 0xfffffff0);
|
||
|
|
}
|
||
|
|
|
||
|
|
pci_read_config_dword(bdf, PCI_BASE_ADDRESS_1, &addr);
|
||
|
|
if (addr & 0x1)
|
||
|
|
{
|
||
|
|
/* IO space
|
||
|
|
*/
|
||
|
|
pcippc2_fpga1_phys = pci_io_to_phys(bdf, addr & 0xfffffffc);
|
||
|
|
}
|
||
|
|
else
|
||
|
|
{
|
||
|
|
/* Memory space
|
||
|
|
*/
|
||
|
|
pcippc2_fpga1_phys = pci_mem_to_phys(bdf, addr & 0xfffffff0);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Interrupts are not used
|
||
|
|
*/
|
||
|
|
out32(FPGA(INT, INTR_MASK), 0xffffffff);
|
||
|
|
iobarrier_rw();
|
||
|
|
}
|