mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-14 15:23:07 +00:00
64 lines
1.7 KiB
C
64 lines
1.7 KiB
C
|
/*
|
||
|
|
* Copyright (c) 2013 Xilinx Inc.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
#include <malloc.h>
|
||
|
|
#include <asm/arch/hardware.h>
|
||
|
|
|
||
|
|
#define SLCR_LOCK_MAGIC 0x767B
|
||
|
|
#define SLCR_UNLOCK_MAGIC 0xDF0D
|
||
|
|
|
||
|
|
static int slcr_lock = 1; /* 1 means locked, 0 means unlocked */
|
||
|
|
|
||
|
|
void zynq_slcr_lock(void)
|
||
|
|
{
|
||
|
|
if (!slcr_lock)
|
||
|
|
writel(SLCR_LOCK_MAGIC, &slcr_base->slcr_lock);
|
||
|
|
}
|
||
|
|
|
||
|
|
void zynq_slcr_unlock(void)
|
||
|
|
{
|
||
|
|
if (slcr_lock)
|
||
|
|
writel(SLCR_UNLOCK_MAGIC, &slcr_base->slcr_unlock);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Reset the entire system */
|
||
|
|
void zynq_slcr_cpu_reset(void)
|
||
|
|
{
|
||
|
|
/*
|
||
|
|
* Unlock the SLCR then reset the system.
|
||
|
|
* Note that this seems to require raw i/o
|
||
|
|
* functions or there's a lockup?
|
||
|
|
*/
|
||
|
|
zynq_slcr_unlock();
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Clear 0x0F000000 bits of reboot status register to workaround
|
||
|
|
* the FSBL not loading the bitstream after soft-reboot
|
||
|
|
* This is a temporary solution until we know more.
|
||
|
|
*/
|
||
|
|
clrbits_le32(&slcr_base->reboot_status, 0xF000000);
|
||
|
|
|
||
|
|
writel(1, &slcr_base->pss_rst_ctrl);
|
||
|
|
}
|