2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2010-02-22 11:13:02 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2009
|
|
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
|
|
* Prafulla Wadaskar <prafulla@marvell.com>
|
|
|
|
*
|
|
|
|
* (C) Copyright 2009
|
|
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
|
|
*
|
2012-07-05 05:37:46 +00:00
|
|
|
* (C) Copyright 2011-2012
|
|
|
|
* Holger Brunck, Keymile GmbH Hannover, holger.brunck@keymile.com
|
|
|
|
* Valentin Longchamp, Keymile AG, valentin.longchamp@keymile.com
|
2010-02-22 11:13:02 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* for linking errors see
|
|
|
|
* http://lists.denx.de/pipermail/u-boot/2009-July/057350.html
|
|
|
|
*/
|
|
|
|
|
2011-06-16 12:41:15 +00:00
|
|
|
#ifndef _CONFIG_KM_KIRKWOOD_H
|
|
|
|
#define _CONFIG_KM_KIRKWOOD_H
|
2010-02-22 11:13:02 +00:00
|
|
|
|
2012-07-05 05:05:06 +00:00
|
|
|
/* KM_KIRKWOOD */
|
2012-05-25 01:57:13 +00:00
|
|
|
#if defined(CONFIG_KM_KIRKWOOD)
|
2018-03-28 12:38:20 +00:00
|
|
|
#define CONFIG_HOSTNAME "km_kirkwood"
|
2012-07-05 05:05:06 +00:00
|
|
|
|
|
|
|
/* KM_KIRKWOOD_PCI */
|
2012-05-25 01:57:13 +00:00
|
|
|
#elif defined(CONFIG_KM_KIRKWOOD_PCI)
|
2018-03-28 12:38:20 +00:00
|
|
|
#define CONFIG_HOSTNAME "km_kirkwood_pci"
|
2014-08-15 08:51:48 +00:00
|
|
|
#define CONFIG_KM_UBI_PART_BOOT_OPTS ",2048"
|
|
|
|
#define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
|
2012-07-05 05:05:06 +00:00
|
|
|
|
2013-09-18 07:32:48 +00:00
|
|
|
/* KM_KIRKWOOD_128M16 */
|
|
|
|
#elif defined(CONFIG_KM_KIRKWOOD_128M16)
|
2018-03-28 12:38:20 +00:00
|
|
|
#define CONFIG_HOSTNAME "km_kirkwood_128m16"
|
2013-09-18 07:32:48 +00:00
|
|
|
|
2020-01-13 14:34:02 +00:00
|
|
|
/* KM_NUSA */
|
|
|
|
#elif defined(CONFIG_KM_NUSA)
|
2014-02-13 15:43:00 +00:00
|
|
|
|
2018-03-28 12:38:20 +00:00
|
|
|
#define CONFIG_HOSTNAME "kmnusa"
|
2014-02-13 15:43:00 +00:00
|
|
|
|
2012-07-05 05:05:03 +00:00
|
|
|
/* KMCOGE5UN */
|
2012-07-05 05:05:02 +00:00
|
|
|
#elif defined(CONFIG_KM_COGE5UN)
|
2018-03-28 12:38:20 +00:00
|
|
|
#define CONFIG_HOSTNAME "kmcoge5un"
|
2012-07-05 05:05:04 +00:00
|
|
|
|
2020-01-13 14:34:01 +00:00
|
|
|
/* KM_SUSE2 */
|
|
|
|
#elif defined(CONFIG_KM_SUSE2)
|
|
|
|
#define CONFIG_HOSTNAME "kmsuse2"
|
|
|
|
#define CONFIG_KM_UBI_PART_BOOT_OPTS ",2048"
|
|
|
|
#define CONFIG_SYS_NAND_NO_SUBPAGE_WRITE
|
2012-07-05 05:37:46 +00:00
|
|
|
#else
|
|
|
|
#error ("Board unsupported")
|
2011-06-16 12:41:15 +00:00
|
|
|
#endif
|
2010-02-22 11:13:02 +00:00
|
|
|
|
2012-07-05 05:37:46 +00:00
|
|
|
/* include common defines/options for all arm based Keymile boards */
|
|
|
|
#include "km/km_arm.h"
|
|
|
|
|
|
|
|
#if defined(CONFIG_KM_PIGGY4_88E6352)
|
|
|
|
/*
|
|
|
|
* Some keymile boards like mgcoge5un & nusa1 have their PIGGY4 connected via
|
|
|
|
* an Marvell 88E6352 simple switch.
|
|
|
|
* In this case we have to change the default settings for the etherent mac.
|
|
|
|
* There is NO ethernet phy. The ARM and Switch are conencted directly over
|
|
|
|
* RGMII in MAC-MAC mode
|
|
|
|
* In this case 1GBit full duplex and autoneg off
|
|
|
|
*/
|
|
|
|
#define PORT_SERIAL_CONTROL_VALUE ( \
|
|
|
|
MVGBE_FORCE_LINK_PASS | \
|
|
|
|
MVGBE_DIS_AUTO_NEG_FOR_DUPLX | \
|
|
|
|
MVGBE_DIS_AUTO_NEG_FOR_FLOW_CTRL | \
|
|
|
|
MVGBE_ADV_NO_FLOW_CTRL | \
|
|
|
|
MVGBE_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
|
|
|
|
MVGBE_FORCE_BP_MODE_NO_JAM | \
|
|
|
|
(1 << 9) /* Reserved bit has to be 1 */ | \
|
|
|
|
MVGBE_DO_NOT_FORCE_LINK_FAIL | \
|
|
|
|
MVGBE_DIS_AUTO_NEG_SPEED_GMII | \
|
|
|
|
MVGBE_DTE_ADV_0 | \
|
|
|
|
MVGBE_MIIPHY_MAC_MODE | \
|
|
|
|
MVGBE_AUTO_NEG_NO_CHANGE | \
|
|
|
|
MVGBE_MAX_RX_PACKET_1552BYTE | \
|
|
|
|
MVGBE_CLR_EXT_LOOPBACK | \
|
|
|
|
MVGBE_SET_FULL_DUPLEX_MODE | \
|
|
|
|
MVGBE_EN_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX |\
|
|
|
|
MVGBE_SET_GMII_SPEED_TO_1000 |\
|
|
|
|
MVGBE_SET_MII_SPEED_TO_100)
|
|
|
|
|
|
|
|
#endif
|
2011-03-08 09:53:51 +00:00
|
|
|
|
2012-07-05 05:05:03 +00:00
|
|
|
#ifdef CONFIG_KM_PIGGY4_88E6061
|
|
|
|
/*
|
2019-11-25 16:24:15 +00:00
|
|
|
* Some keymile boards like mgcoge5un have their PIGGY4 connected via
|
2012-07-05 05:05:03 +00:00
|
|
|
* an Marvell 88E6061 simple switch.
|
|
|
|
* In this case we have to change the default settings for the
|
|
|
|
* ethernet phy connected to the kirkwood.
|
|
|
|
* In this case 100MB full duplex and autoneg off
|
|
|
|
*/
|
|
|
|
#define PORT_SERIAL_CONTROL_VALUE ( \
|
|
|
|
MVGBE_FORCE_LINK_PASS | \
|
|
|
|
MVGBE_DIS_AUTO_NEG_FOR_DUPLX | \
|
|
|
|
MVGBE_DIS_AUTO_NEG_FOR_FLOW_CTRL | \
|
|
|
|
MVGBE_ADV_NO_FLOW_CTRL | \
|
|
|
|
MVGBE_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
|
|
|
|
MVGBE_FORCE_BP_MODE_NO_JAM | \
|
|
|
|
(1 << 9) /* Reserved bit has to be 1 */ | \
|
|
|
|
MVGBE_DO_NOT_FORCE_LINK_FAIL | \
|
|
|
|
MVGBE_DIS_AUTO_NEG_SPEED_GMII | \
|
|
|
|
MVGBE_DTE_ADV_0 | \
|
|
|
|
MVGBE_MIIPHY_MAC_MODE | \
|
|
|
|
MVGBE_AUTO_NEG_NO_CHANGE | \
|
|
|
|
MVGBE_MAX_RX_PACKET_1552BYTE | \
|
|
|
|
MVGBE_CLR_EXT_LOOPBACK | \
|
|
|
|
MVGBE_SET_FULL_DUPLEX_MODE | \
|
|
|
|
MVGBE_DIS_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX |\
|
|
|
|
MVGBE_SET_GMII_SPEED_TO_10_100 |\
|
|
|
|
MVGBE_SET_MII_SPEED_TO_100)
|
|
|
|
#endif
|
|
|
|
|
2011-06-16 12:41:15 +00:00
|
|
|
#endif /* _CONFIG_KM_KIRKWOOD */
|