2015-01-23 10:31:55 +00:00
|
|
|
config FSL_CAAM
|
|
|
|
bool "Freescale Crypto Driver Support"
|
2017-05-15 16:17:49 +00:00
|
|
|
select SHA_HW_ACCEL
|
2017-05-17 09:25:25 +00:00
|
|
|
imply CMD_HASH
|
2015-01-23 10:31:55 +00:00
|
|
|
help
|
|
|
|
Enables the Freescale's Cryptographic Accelerator and Assurance
|
|
|
|
Module (CAAM), also known as the SEC version 4 (SEC4). The driver uses
|
|
|
|
Job Ring as interface to communicate with CAAM.
|
2016-12-28 16:43:30 +00:00
|
|
|
|
|
|
|
config SYS_FSL_HAS_SEC
|
|
|
|
bool
|
|
|
|
help
|
|
|
|
Enable Freescale Secure Boot and Trusted Architecture
|
|
|
|
|
|
|
|
config SYS_FSL_SEC_COMPAT_2
|
|
|
|
bool
|
|
|
|
help
|
|
|
|
Secure boot and trust architecture compatible version 2
|
|
|
|
|
|
|
|
config SYS_FSL_SEC_COMPAT_4
|
|
|
|
bool
|
|
|
|
help
|
|
|
|
Secure boot and trust architecture compatible version 4
|
|
|
|
|
|
|
|
config SYS_FSL_SEC_COMPAT_5
|
|
|
|
bool
|
|
|
|
help
|
|
|
|
Secure boot and trust architecture compatible version 5
|
|
|
|
|
|
|
|
config SYS_FSL_SEC_COMPAT_6
|
|
|
|
bool
|
|
|
|
help
|
|
|
|
Secure boot and trust architecture compatible version 6
|
|
|
|
|
2016-12-28 16:43:31 +00:00
|
|
|
config SYS_FSL_SEC_BE
|
|
|
|
bool "Big-endian access to Freescale Secure Boot"
|
|
|
|
|
2016-12-28 16:43:30 +00:00
|
|
|
config SYS_FSL_SEC_COMPAT
|
|
|
|
int "Freescale Secure Boot compatibility"
|
|
|
|
depends on SYS_FSL_HAS_SEC
|
|
|
|
default 2 if SYS_FSL_SEC_COMPAT_2
|
|
|
|
default 4 if SYS_FSL_SEC_COMPAT_4
|
|
|
|
default 5 if SYS_FSL_SEC_COMPAT_5
|
|
|
|
default 6 if SYS_FSL_SEC_COMPAT_6
|
2016-12-28 16:43:31 +00:00
|
|
|
|
|
|
|
config SYS_FSL_SEC_LE
|
|
|
|
bool "Little-endian access to Freescale Secure Boot"
|
2020-06-27 20:58:53 +00:00
|
|
|
|
|
|
|
if FSL_CAAM
|
|
|
|
|
|
|
|
config FSL_CAAM_RNG
|
|
|
|
bool "Enable Random Number Generator support"
|
|
|
|
depends on DM_RNG
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Enable support for the hardware based random number generator
|
|
|
|
module of the CAAM. The random data is fetched from the DRGB
|
|
|
|
using the prediction resistance flag which means the DRGB is
|
|
|
|
reseeded from the TRNG every time random data is generated.
|
|
|
|
|
|
|
|
endif
|