2014-07-30 05:08:14 +00:00
|
|
|
menu "x86 architecture"
|
|
|
|
depends on X86
|
|
|
|
|
|
|
|
config SYS_ARCH
|
|
|
|
default "x86"
|
|
|
|
|
2014-10-23 16:30:43 +00:00
|
|
|
config USE_PRIVATE_LIBGCC
|
|
|
|
default y
|
|
|
|
|
2014-07-30 05:08:14 +00:00
|
|
|
choice
|
|
|
|
prompt "Target select"
|
|
|
|
|
|
|
|
config TARGET_COREBOOT
|
|
|
|
bool "Support coreboot"
|
2014-11-13 05:42:07 +00:00
|
|
|
help
|
|
|
|
This target is used for running U-Boot on top of Coreboot. In
|
|
|
|
this case Coreboot does the early inititalisation, and U-Boot
|
|
|
|
takes over once the RAM, video and CPU are fully running.
|
|
|
|
U-Boot is loaded as a fallback payload from Coreboot, in
|
|
|
|
Coreboot terminology. This method was used for the Chromebook
|
|
|
|
Pixel when launched.
|
|
|
|
|
|
|
|
config TARGET_CHROMEBOOK_LINK
|
|
|
|
bool "Support Chromebook link"
|
|
|
|
help
|
|
|
|
This is the Chromebook Pixel released in 2013. It uses an Intel
|
|
|
|
i5 Ivybridge which is a die-shrink of Sandybridge, with 4GB of
|
|
|
|
SDRAM. It has a Panther Point platform controller hub, PCIe
|
|
|
|
WiFi and Bluetooth. It also includes a 720p webcam, USB SD
|
|
|
|
reader, microphone and speakers, display port and 32GB SATA
|
|
|
|
solid state drive. There is a Chrome OS EC connected on LPC,
|
|
|
|
and it provides a 2560x1700 high resolution touch-enabled LCD
|
|
|
|
display.
|
2014-07-30 05:08:14 +00:00
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
2014-11-13 05:42:07 +00:00
|
|
|
source "arch/x86/cpu/ivybridge/Kconfig"
|
|
|
|
|
2014-07-30 05:08:14 +00:00
|
|
|
source "board/chromebook-x86/coreboot/Kconfig"
|
|
|
|
|
2014-11-13 05:42:07 +00:00
|
|
|
source "board/google/chromebook_link/Kconfig"
|
|
|
|
|
2014-07-30 05:08:14 +00:00
|
|
|
endmenu
|