mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
242 lines
7.4 KiB
ArmAsm
242 lines
7.4 KiB
ArmAsm
|
/*
|
||
|
|
* Copyright 2004 Freescale Semiconductor.
|
||
|
|
* Copyright (C) 2002,2003, Motorola Inc.
|
||
|
|
* Xianghua Xiao <X.Xiao@motorola.com>
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <ppc_asm.tmpl>
|
||
|
|
#include <ppc_defs.h>
|
||
|
|
#include <asm/cache.h>
|
||
|
|
#include <asm/mmu.h>
|
||
|
|
#include <config.h>
|
||
|
|
#include <mpc85xx.h>
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB0 and TLB1 Entries
|
||
|
|
*
|
||
|
|
* Out of reset, TLB1's Entry 0 maps the highest 4K for CCSRBAR.
|
||
|
|
* However, CCSRBAR is then relocated to CFG_CCSRBAR right after
|
||
|
|
* these TLB entries are established.
|
||
|
|
*
|
||
|
|
* The TLB entries for DDR are dynamically setup in spd_sdram()
|
||
|
|
* and use TLB1 Entries 8 through 15 as needed according to the
|
||
|
|
* size of DDR memory.
|
||
|
|
*
|
||
|
|
* MAS0: tlbsel, esel, nv
|
||
|
|
* MAS1: valid, iprot, tid, ts, tsize
|
||
|
|
* MAS2: epn, sharen, x0, x1, w, i, m, g, e
|
||
|
|
* MAS3: rpn, u0-u3, ux, sx, uw, sw, ur, sr
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define entry_start \
|
||
|
|
mflr r1 ; \
|
||
|
|
bl 0f ;
|
||
|
|
|
||
|
|
#define entry_end \
|
||
|
|
0: mflr r0 ; \
|
||
|
|
mtlr r1 ; \
|
||
|
|
blr ;
|
||
|
|
|
||
|
|
|
||
|
|
.section .bootpg, "ax"
|
||
|
|
.globl tlb1_entry
|
||
|
|
tlb1_entry:
|
||
|
|
entry_start
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Number of TLB0 and TLB1 entries in the following table
|
||
|
|
*/
|
||
|
|
.long 13
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB0 16K Cacheable, non-guarded
|
||
|
|
* 0xd001_0000 16K Temporary Global data for initialization
|
||
|
|
*
|
||
|
|
* Use four 4K TLB0 entries. These entries must be cacheable
|
||
|
|
* as they provide the bootstrap memory before the memory
|
||
|
|
* controler and real memory have been configured.
|
||
|
|
*
|
||
|
|
* These entries end up at TLB0 Indicies 0x10, 0x14, 0x18 and 0x1c,
|
||
|
|
* and must not collide with other TLB0 entries.
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR + 4 * 1024),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR + 4 * 1024),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR + 8 * 1024),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR + 8 * 1024),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
.long TLB1_MAS0(0, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 0, 0, 0, 0)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_INIT_RAM_ADDR + 12 * 1024),
|
||
|
|
0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_INIT_RAM_ADDR + 12 * 1024),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 0, 1: 32M Non-cacheable, guarded
|
||
|
|
* 0xfe000000 32M FLASH
|
||
|
|
* Out of reset this entry is only 4K.
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 1, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_16M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_FLASH_BASE), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_FLASH_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
.long TLB1_MAS0(1, 0, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_16M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_FLASH_BASE+0x1000000), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_FLASH_BASE+0x1000000), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 2: 256M Non-cacheable, guarded
|
||
|
|
* 0x80000000 256M PCI1 MEM First half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 2, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_PCI1_MEM_BASE), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_PCI1_MEM_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 3: 256M Non-cacheable, guarded
|
||
|
|
* 0x90000000 256M PCI1 MEM Second half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 3, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_PCI1_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_PCI1_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 4: 256M Non-cacheable, guarded
|
||
|
|
* 0xc0000000 256M Rapid IO MEM First half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 4, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_RIO_MEM_BASE), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_RIO_MEM_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 5: 256M Non-cacheable, guarded
|
||
|
|
* 0xd0000000 256M Rapid IO MEM Second half
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 5, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_RIO_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_RIO_MEM_BASE + 0x10000000),
|
||
|
|
0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB 6: 64M Non-cacheable, guarded
|
||
|
|
* 0xe000_0000 1M CCSRBAR
|
||
|
|
* 0xe200_0000 16M PCI1 IO
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 6, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_64M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_CCSRBAR), 0,0,0,0,1,0,1,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_CCSRBAR), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
|
||
|
|
#if !defined(CONFIG_SPD_EEPROM)
|
||
|
|
/*
|
||
|
|
* TLB 7: 256M DDR
|
||
|
|
* 0x00000000 256M DDR System memory
|
||
|
|
* Without SPD EEPROM configured DDR, this must be setup manually.
|
||
|
|
* Make sure the TLB count at the top of this table is correct.
|
||
|
|
* Likely it needs to be increased by two for these entries.
|
||
|
|
*/
|
||
|
|
.long TLB1_MAS0(1, 7, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_DDR_SDRAM_BASE), 0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_DDR_SDRAM_BASE), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
.long TLB1_MAS0(1, 8, 0)
|
||
|
|
.long TLB1_MAS1(1, 1, 0, 0, BOOKE_PAGESZ_256M)
|
||
|
|
.long TLB1_MAS2(E500_TLB_EPN(CFG_DDR_SDRAM_BASE+0x10000000), 0,0,0,0,0,0,0,0)
|
||
|
|
.long TLB1_MAS3(E500_TLB_RPN(CFG_DDR_SDRAM_BASE+0x10000000), 0,0,0,0,0,1,0,1,0,1)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
entry_end
|
||
|
|
|
||
|
|
/*
|
||
|
|
* LAW(Local Access Window) configuration:
|
||
|
|
*
|
||
|
|
* 0x0000_0000 0x7fff_ffff DDR 2G
|
||
|
|
* 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
|
||
|
|
* 0xc000_0000 0xdfff_ffff RapidIO 512M
|
||
|
|
* 0xe000_0000 0xe000_ffff CCSR 1M
|
||
|
|
* 0xe200_0000 0xe2ff_ffff PCI1 IO 16M
|
||
|
|
* 0xf800_0000 0xf80f_ffff BCSR 1M
|
||
|
|
* 0xfe00_0000 0xffff_ffff FLASH (boot bank) 32M
|
||
|
|
*
|
||
|
|
* Notes:
|
||
|
|
* CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
|
||
|
|
* If flash is 8M at default position (last 8M), no LAW needed.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#if !defined(CONFIG_SPD_EEPROM)
|
||
|
|
#define LAWBAR0 ((CFG_DDR_SDRAM_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR0 (LAWAR_EN | LAWAR_TRGT_IF_DDR | (LAWAR_SIZE & LAWAR_SIZE_256M))
|
||
|
|
#else
|
||
|
|
#define LAWBAR0 0
|
||
|
|
#define LAWAR0 ((LAWAR_TRGT_IF_DDR | (LAWAR_SIZE & LAWAR_SIZE_128M)) & ~LAWAR_EN)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define LAWBAR1 ((CFG_PCI1_MEM_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR1 (LAWAR_EN | LAWAR_TRGT_IF_PCIX | (LAWAR_SIZE & LAWAR_SIZE_512M))
|
||
|
|
|
||
|
|
#define LAWBAR2 ((CFG_LBC_FLASH_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR2 (LAWAR_EN | LAWAR_TRGT_IF_LBC | (LAWAR_SIZE & LAWAR_SIZE_32M))
|
||
|
|
|
||
|
|
#define LAWBAR3 ((CFG_PCI1_IO_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR3 (LAWAR_EN | LAWAR_TRGT_IF_PCIX | (LAWAR_SIZE & LAWAR_SIZE_16M))
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Rapid IO at 0xc000_0000 for 512 M
|
||
|
|
*/
|
||
|
|
#define LAWBAR4 ((CFG_RIO_MEM_BASE>>12) & 0xfffff)
|
||
|
|
#define LAWAR4 (LAWAR_EN | LAWAR_TRGT_IF_RIO | (LAWAR_SIZE & LAWAR_SIZE_512M))
|
||
|
|
|
||
|
|
|
||
|
|
.section .bootpg, "ax"
|
||
|
|
.globl law_entry
|
||
|
|
law_entry:
|
||
|
|
entry_start
|
||
|
|
.long 0x05
|
||
|
|
.long LAWBAR0,LAWAR0,LAWBAR1,LAWAR1,LAWBAR2,LAWAR2,LAWBAR3,LAWAR3
|
||
|
|
.long LAWBAR4,LAWAR4
|
||
|
|
entry_end
|