2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2013-11-28 11:32:48 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
|
|
|
|
*/
|
|
|
|
|
|
2017-06-29 08:16:06 +00:00
|
|
|
#include <asm/mach-imx/iomux-v3.h>
|
2013-11-28 11:32:48 +00:00
|
|
|
#include <asm/arch/iomux.h>
|
|
|
|
|
#include <asm/io.h>
|
2013-12-19 10:04:33 +00:00
|
|
|
#include <asm/arch/clock.h>
|
2020-05-10 17:39:55 +00:00
|
|
|
#include <asm/arch/imx-regs.h>
|
2014-05-08 05:24:47 +00:00
|
|
|
#include <asm/arch/sys_proto.h>
|
2013-11-28 11:32:48 +00:00
|
|
|
|
|
|
|
|
int setup_sata(void)
|
|
|
|
|
{
|
2014-07-09 20:59:54 +00:00
|
|
|
struct iomuxc *const iomuxc_regs = (struct iomuxc *)IOMUXC_BASE_ADDR;
|
2014-05-08 05:24:47 +00:00
|
|
|
int ret;
|
2013-11-28 11:32:48 +00:00
|
|
|
|
2016-05-23 10:36:00 +00:00
|
|
|
if (!is_mx6dq() && !is_mx6dqp())
|
2014-05-08 05:24:47 +00:00
|
|
|
return 1;
|
|
|
|
|
|
|
|
|
|
ret = enable_sata_clock();
|
2013-11-28 11:32:48 +00:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
clrsetbits_le32(&iomuxc_regs->gpr[13],
|
|
|
|
|
IOMUXC_GPR13_SATA_MASK,
|
|
|
|
|
IOMUXC_GPR13_SATA_PHY_8_RXEQ_3P0DB
|
|
|
|
|
|IOMUXC_GPR13_SATA_PHY_7_SATA2M
|
|
|
|
|
|IOMUXC_GPR13_SATA_SPEED_3G
|
|
|
|
|
|(3<<IOMUXC_GPR13_SATA_PHY_6_SHIFT)
|
|
|
|
|
|IOMUXC_GPR13_SATA_SATA_PHY_5_SS_DISABLED
|
|
|
|
|
|IOMUXC_GPR13_SATA_SATA_PHY_4_ATTEN_9_16
|
|
|
|
|
|IOMUXC_GPR13_SATA_PHY_3_TXBOOST_0P00_DB
|
|
|
|
|
|IOMUXC_GPR13_SATA_PHY_2_TX_1P104V
|
|
|
|
|
|IOMUXC_GPR13_SATA_PHY_1_SLOW);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
