2018-05-23 16:17:29 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2017-2018 Intel Corporation <www.intel.com>
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <common.h>
|
2020-05-10 17:40:02 +00:00
|
|
|
#include <init.h>
|
2018-05-23 16:17:29 +00:00
|
|
|
#include <asm/io.h>
|
|
|
|
|
#include <asm/arch/timer.h>
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Timer initialization
|
|
|
|
|
*/
|
|
|
|
|
int timer_init(void)
|
|
|
|
|
{
|
|
|
|
|
int enable = 0x3; /* timer enable + output signal masked */
|
|
|
|
|
int loadval = ~0;
|
|
|
|
|
|
|
|
|
|
/* enable system counter */
|
|
|
|
|
writel(enable, SOCFPGA_GTIMER_SEC_ADDRESS);
|
|
|
|
|
/* enable processor pysical counter */
|
|
|
|
|
asm volatile("msr cntp_ctl_el0, %0" : : "r" (enable));
|
|
|
|
|
asm volatile("msr cntp_tval_el0, %0" : : "r" (loadval));
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
