2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2016-09-08 06:47:39 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2016 Imagination Technologies
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2019-11-14 19:57:45 +00:00
|
|
|
#include <init.h>
|
2016-09-08 06:47:39 +00:00
|
|
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
|
|
|
#include "boston-regs.h"
|
|
|
|
|
2017-03-31 14:40:25 +00:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2017-04-06 18:47:05 +00:00
|
|
|
int dram_init(void)
|
2016-09-08 06:47:39 +00:00
|
|
|
{
|
|
|
|
u32 ddrconf0 = __raw_readl((uint32_t *)BOSTON_PLAT_DDRCONF0);
|
|
|
|
|
2017-03-31 14:40:25 +00:00
|
|
|
gd->ram_size = (phys_size_t)(ddrconf0 & BOSTON_PLAT_DDRCONF0_SIZE) <<
|
|
|
|
30;
|
|
|
|
|
|
|
|
return 0;
|
2016-09-08 06:47:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
ulong board_get_usable_ram_top(ulong total_size)
|
|
|
|
{
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
if (gd->ram_top < CONFIG_SYS_SDRAM_BASE) {
|
|
|
|
/* 2GB wrapped around to 0 */
|
|
|
|
return CKSEG0ADDR(256 << 20);
|
|
|
|
}
|
|
|
|
|
|
|
|
return min_t(unsigned long, gd->ram_top, CKSEG0ADDR(256 << 20));
|
|
|
|
}
|