2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2014-12-10 15:55:51 +00:00
|
|
|
/*
|
|
|
|
* Test-related constants for sandbox
|
|
|
|
*
|
|
|
|
* Copyright (c) 2014 Google, Inc
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __ASM_TEST_H
|
|
|
|
#define __ASM_TEST_H
|
|
|
|
|
2021-11-19 20:23:50 +00:00
|
|
|
#include <video.h>
|
|
|
|
|
2014-12-10 15:55:51 +00:00
|
|
|
/* The sandbox driver always permits an I2C device with this address */
|
2015-03-05 19:25:26 +00:00
|
|
|
#define SANDBOX_I2C_TEST_ADDR 0x59
|
|
|
|
|
|
|
|
#define SANDBOX_PCI_VENDOR_ID 0x1234
|
2019-09-25 14:56:01 +00:00
|
|
|
#define SANDBOX_PCI_SWAP_CASE_EMUL_ID 0x5678
|
2019-12-07 04:41:54 +00:00
|
|
|
#define SANDBOX_PCI_PMC_EMUL_ID 0x5677
|
2019-12-07 04:41:57 +00:00
|
|
|
#define SANDBOX_PCI_P2SB_EMUL_ID 0x5676
|
2015-03-05 19:25:26 +00:00
|
|
|
#define SANDBOX_PCI_CLASS_CODE PCI_CLASS_CODE_COMM
|
|
|
|
#define SANDBOX_PCI_CLASS_SUB_CODE PCI_CLASS_SUB_CODE_COMM_SERIAL
|
2014-12-10 15:55:51 +00:00
|
|
|
|
2018-08-03 08:14:53 +00:00
|
|
|
#define PCI_CAP_ID_PM_OFFSET 0x50
|
|
|
|
#define PCI_CAP_ID_EXP_OFFSET 0x60
|
|
|
|
#define PCI_CAP_ID_MSIX_OFFSET 0x70
|
2019-06-07 08:24:24 +00:00
|
|
|
#define PCI_CAP_ID_EA_OFFSET 0x80
|
2018-08-03 08:14:53 +00:00
|
|
|
|
|
|
|
#define PCI_EXT_CAP_ID_ERR_OFFSET 0x100
|
|
|
|
#define PCI_EXT_CAP_ID_VC_OFFSET 0x200
|
|
|
|
#define PCI_EXT_CAP_ID_DSN_OFFSET 0x300
|
|
|
|
|
2018-08-03 08:14:46 +00:00
|
|
|
/* Useful for PCI_VDEVICE() macro */
|
|
|
|
#define PCI_VENDOR_ID_SANDBOX SANDBOX_PCI_VENDOR_ID
|
|
|
|
#define SWAP_CASE_DRV_DATA 0x55aa
|
|
|
|
|
2015-07-06 18:54:24 +00:00
|
|
|
#define SANDBOX_CLK_RATE 32768
|
|
|
|
|
2019-06-07 08:24:24 +00:00
|
|
|
/* Macros used to test PCI EA capability structure */
|
|
|
|
#define PCI_CAP_EA_BASE_LO0 0x00100000
|
|
|
|
#define PCI_CAP_EA_BASE_LO1 0x00110000
|
|
|
|
#define PCI_CAP_EA_BASE_LO2 0x00120000
|
|
|
|
#define PCI_CAP_EA_BASE_LO4 0x00140000
|
|
|
|
#define PCI_CAP_EA_BASE_HI2 0x00020000ULL
|
|
|
|
#define PCI_CAP_EA_BASE_HI4 0x00040000ULL
|
|
|
|
#define PCI_CAP_EA_SIZE_LO 0x0000ffff
|
|
|
|
#define PCI_CAP_EA_SIZE_HI 0x00000010ULL
|
|
|
|
#define PCI_EA_BAR2_MAGIC 0x72727272
|
|
|
|
#define PCI_EA_BAR4_MAGIC 0x74747474
|
|
|
|
|
2020-02-06 16:54:57 +00:00
|
|
|
enum {
|
|
|
|
SANDBOX_IRQN_PEND = 1, /* Interrupt number for 'pending' test */
|
|
|
|
};
|
|
|
|
|
2015-07-06 18:54:35 +00:00
|
|
|
/* System controller driver data */
|
|
|
|
enum {
|
|
|
|
SYSCON0 = 32,
|
|
|
|
SYSCON1,
|
|
|
|
|
|
|
|
SYSCON_COUNT
|
|
|
|
};
|
|
|
|
|
2021-01-16 21:52:22 +00:00
|
|
|
/**
|
|
|
|
*/
|
|
|
|
enum cros_ec_test_t {
|
|
|
|
CROSECT_BREAK_HELLO = BIT(1),
|
2021-01-16 21:52:28 +00:00
|
|
|
CROSECT_LID_OPEN = BIT(2),
|
2021-01-16 21:52:22 +00:00
|
|
|
};
|
|
|
|
|
2015-04-20 18:37:15 +00:00
|
|
|
/**
|
|
|
|
* sandbox_i2c_set_test_mode() - set test mode for running unit tests
|
|
|
|
*
|
|
|
|
* See sandbox_i2c_xfer() for the behaviour changes.
|
|
|
|
*
|
|
|
|
* @bus: sandbox I2C bus to adjust
|
|
|
|
* @test_mode: true to select test mode, false to run normally
|
|
|
|
*/
|
|
|
|
void sandbox_i2c_set_test_mode(struct udevice *bus, bool test_mode);
|
|
|
|
|
2014-12-10 15:55:51 +00:00
|
|
|
enum sandbox_i2c_eeprom_test_mode {
|
|
|
|
SIE_TEST_MODE_NONE,
|
|
|
|
/* Permits read/write of only one byte per I2C transaction */
|
|
|
|
SIE_TEST_MODE_SINGLE_BYTE,
|
|
|
|
};
|
|
|
|
|
|
|
|
void sandbox_i2c_eeprom_set_test_mode(struct udevice *dev,
|
|
|
|
enum sandbox_i2c_eeprom_test_mode mode);
|
|
|
|
|
|
|
|
void sandbox_i2c_eeprom_set_offset_len(struct udevice *dev, int offset_len);
|
|
|
|
|
2019-10-28 17:44:59 +00:00
|
|
|
void sandbox_i2c_eeprom_set_chip_addr_offset_mask(struct udevice *dev,
|
|
|
|
uint mask);
|
|
|
|
|
2019-10-28 17:44:58 +00:00
|
|
|
uint sanbox_i2c_eeprom_get_prev_addr(struct udevice *dev);
|
|
|
|
|
|
|
|
uint sanbox_i2c_eeprom_get_prev_offset(struct udevice *dev);
|
|
|
|
|
2015-04-20 18:37:24 +00:00
|
|
|
/**
|
|
|
|
* sandbox_i2c_rtc_set_offset() - set the time offset from system/base time
|
|
|
|
*
|
|
|
|
* @dev: RTC device to adjust
|
|
|
|
* @use_system_time: true to use system time, false to use @base_time
|
|
|
|
* @offset: RTC offset from current system/base time (-1 for no
|
|
|
|
* change)
|
|
|
|
* @return old value of RTC offset
|
|
|
|
*/
|
|
|
|
long sandbox_i2c_rtc_set_offset(struct udevice *dev, bool use_system_time,
|
|
|
|
int offset);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sandbox_i2c_rtc_get_set_base_time() - get and set the base time
|
|
|
|
*
|
|
|
|
* @dev: RTC device to adjust
|
|
|
|
* @base_time: New base system time (set to -1 for no change)
|
|
|
|
* @return old base time
|
|
|
|
*/
|
|
|
|
long sandbox_i2c_rtc_get_set_base_time(struct udevice *dev, long base_time);
|
|
|
|
|
2015-11-09 06:48:06 +00:00
|
|
|
int sandbox_usb_keyb_add_string(struct udevice *dev, const char *str);
|
|
|
|
|
2018-09-27 07:19:31 +00:00
|
|
|
/**
|
|
|
|
* sandbox_osd_get_mem() - get the internal memory of a sandbox OSD
|
|
|
|
*
|
|
|
|
* @dev: OSD device for which to access the internal memory for
|
|
|
|
* @buf: pointer to buffer to receive the OSD memory data
|
|
|
|
* @buflen: length of buffer in bytes
|
|
|
|
*/
|
|
|
|
int sandbox_osd_get_mem(struct udevice *dev, u8 *buf, size_t buflen);
|
2018-10-01 18:22:40 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* sandbox_pwm_get_config() - get the PWM config for a channel
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @channel: Channel number to check
|
|
|
|
* @period_ns: Period of the PWM in nanoseconds
|
|
|
|
* @duty_ns: Current duty cycle of the PWM in nanoseconds
|
|
|
|
* @enable: true if the PWM is enabled
|
|
|
|
* @polarity: true if the PWM polarity is active high
|
|
|
|
* @return 0 if OK, -ENOSPC if the PWM number is invalid
|
|
|
|
*/
|
|
|
|
int sandbox_pwm_get_config(struct udevice *dev, uint channel, uint *period_nsp,
|
|
|
|
uint *duty_nsp, bool *enablep, bool *polarityp);
|
|
|
|
|
2018-11-06 22:21:41 +00:00
|
|
|
/**
|
|
|
|
* sandbox_sf_set_block_protect() - Set the BP bits of the status register
|
|
|
|
*
|
|
|
|
* @dev: Device to update
|
|
|
|
* @bp_mask: BP bits to set (bits 2:0, so a value of 0 to 7)
|
|
|
|
*/
|
|
|
|
void sandbox_sf_set_block_protect(struct udevice *dev, int bp_mask);
|
|
|
|
|
2018-12-10 17:37:33 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_codec_params() - Read back codec parameters
|
|
|
|
*
|
|
|
|
* This reads back the parameters set by audio_codec_set_params() for the
|
|
|
|
* sandbox audio driver. Arguments are as for that function.
|
|
|
|
*/
|
|
|
|
void sandbox_get_codec_params(struct udevice *dev, int *interfacep, int *ratep,
|
|
|
|
int *mclk_freqp, int *bits_per_samplep,
|
|
|
|
uint *channelsp);
|
|
|
|
|
2018-12-10 17:37:34 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_i2s_sum() - Read back the sum of the audio data so far
|
|
|
|
*
|
|
|
|
* This data is provided to the sandbox driver by the I2S tx_data() method.
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return sum of audio data
|
|
|
|
*/
|
|
|
|
int sandbox_get_i2s_sum(struct udevice *dev);
|
|
|
|
|
2018-12-10 17:37:36 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_setup_called() - Returns the number of times setup(*) was called
|
|
|
|
*
|
|
|
|
* This is used in the sound test
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return call count for the setup() method
|
|
|
|
*/
|
|
|
|
int sandbox_get_setup_called(struct udevice *dev);
|
|
|
|
|
2020-02-03 14:36:06 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_sound_active() - Returns whether sound play is in progress
|
|
|
|
*
|
|
|
|
* @return true if active, false if not
|
|
|
|
*/
|
|
|
|
int sandbox_get_sound_active(struct udevice *dev);
|
|
|
|
|
2018-12-10 17:37:36 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_sound_sum() - Read back the sum of the sound data so far
|
|
|
|
*
|
|
|
|
* This data is provided to the sandbox driver by the sound play() method.
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return sum of audio data
|
|
|
|
*/
|
|
|
|
int sandbox_get_sound_sum(struct udevice *dev);
|
|
|
|
|
2019-02-17 03:24:54 +00:00
|
|
|
/**
|
|
|
|
* sandbox_set_allow_beep() - Set whether the 'beep' interface is supported
|
|
|
|
*
|
|
|
|
* @dev: Device to update
|
|
|
|
* @allow: true to allow the start_beep() method, false to disallow it
|
|
|
|
*/
|
|
|
|
void sandbox_set_allow_beep(struct udevice *dev, bool allow);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sandbox_get_beep_frequency() - Get the frequency of the current beep
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return frequency of beep, if there is an active beep, else 0
|
|
|
|
*/
|
|
|
|
int sandbox_get_beep_frequency(struct udevice *dev);
|
|
|
|
|
2020-12-14 17:06:49 +00:00
|
|
|
/**
|
|
|
|
* sandbox_spi_get_speed() - Get current speed setting of a sandbox spi bus
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return current bus speed
|
|
|
|
*/
|
|
|
|
uint sandbox_spi_get_speed(struct udevice *dev);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* sandbox_spi_get_mode() - Get current mode setting of a sandbox spi bus
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return current mode
|
|
|
|
*/
|
|
|
|
uint sandbox_spi_get_mode(struct udevice *dev);
|
|
|
|
|
2019-02-17 03:24:50 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_pch_spi_protect() - Get the PCI SPI protection status
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return 0 if not protected, 1 if protected
|
|
|
|
*/
|
|
|
|
int sandbox_get_pch_spi_protect(struct udevice *dev);
|
|
|
|
|
2019-04-27 08:15:24 +00:00
|
|
|
/**
|
|
|
|
* sandbox_get_pci_ep_irq_count() - Get the PCI EP IRQ count
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @return irq count
|
|
|
|
*/
|
|
|
|
int sandbox_get_pci_ep_irq_count(struct udevice *dev);
|
|
|
|
|
2019-09-25 14:56:42 +00:00
|
|
|
/**
|
|
|
|
* sandbox_pci_read_bar() - Read the BAR value for a read_config operation
|
|
|
|
*
|
|
|
|
* This is used in PCI emulators to read a base address reset. This has special
|
|
|
|
* rules because when the register is set to 0xffffffff it can be used to
|
|
|
|
* discover the type and size of the BAR.
|
|
|
|
*
|
|
|
|
* @barval: Current value of the BAR
|
|
|
|
* @type: Type of BAR (PCI_BASE_ADDRESS_SPACE_IO or
|
|
|
|
* PCI_BASE_ADDRESS_MEM_TYPE_32)
|
|
|
|
* @size: Size of BAR in bytes
|
|
|
|
* @return BAR value to return from emulator
|
|
|
|
*/
|
|
|
|
uint sandbox_pci_read_bar(u32 barval, int type, uint size);
|
|
|
|
|
2019-10-11 22:16:48 +00:00
|
|
|
/**
|
|
|
|
* sandbox_set_enable_memio() - Enable readl/writel() for sandbox
|
|
|
|
*
|
|
|
|
* Normally these I/O functions do nothing with sandbox. Certain tests need them
|
|
|
|
* to work as for other architectures, so this function can be used to enable
|
|
|
|
* them.
|
|
|
|
*
|
|
|
|
* @enable: true to enable, false to disable
|
|
|
|
*/
|
|
|
|
void sandbox_set_enable_memio(bool enable);
|
|
|
|
|
2021-01-16 21:52:22 +00:00
|
|
|
/**
|
|
|
|
* sandbox_cros_ec_set_test_flags() - Set behaviour for testing purposes
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @flags: Flags to control behaviour (CROSECT_...)
|
|
|
|
*/
|
|
|
|
void sandbox_cros_ec_set_test_flags(struct udevice *dev, uint flags);
|
|
|
|
|
2021-05-19 16:33:31 +00:00
|
|
|
/**
|
|
|
|
* sandbox_cros_ec_get_pwm_duty() - Get EC PWM config for testing purposes
|
|
|
|
*
|
|
|
|
* @dev: Device to check
|
|
|
|
* @index: PWM channel index
|
|
|
|
* @duty: Current duty cycle in 0..EC_PWM_MAX_DUTY range.
|
|
|
|
* @return 0 if OK, -ENOSPC if the PWM number is invalid
|
|
|
|
*/
|
|
|
|
int sandbox_cros_ec_get_pwm_duty(struct udevice *dev, uint index, uint *duty);
|
|
|
|
|
2021-11-19 20:23:50 +00:00
|
|
|
/**
|
|
|
|
* sandbox_sdl_set_bpp() - Set the depth of the sandbox display
|
|
|
|
*
|
|
|
|
* The device must not be active when this function is called. It activiates it
|
|
|
|
* before returning.
|
|
|
|
*
|
|
|
|
* This updates the depth value and adjusts a few other settings accordingly.
|
|
|
|
* It must be called before the display is probed.
|
|
|
|
*
|
|
|
|
* @dev: Device to adjust
|
|
|
|
* @l2bpp: depth to set
|
|
|
|
* @return 0 if the device was already active, other error if it fails to probe
|
|
|
|
* after the change
|
|
|
|
*/
|
|
|
|
int sandbox_sdl_set_bpp(struct udevice *dev, enum video_log2_bpp l2bpp);
|
|
|
|
|
2014-12-10 15:55:51 +00:00
|
|
|
#endif
|