mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 05:04:26 +00:00
111 lines
2.8 KiB
C
111 lines
2.8 KiB
C
|
/*
|
||
|
|
* SAMSUNG S5P USB HOST EHCI Controller
|
||
|
|
*
|
||
|
|
* Copyright (C) 2012 Samsung Electronics Co.Ltd
|
||
|
|
* Vivek Gautam <gautam.vivek@samsung.com>
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
||
|
|
* MA 02110-1301 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <usb.h>
|
||
|
|
#include <asm/arch/cpu.h>
|
||
|
|
#include <asm/arch/ehci-s5p.h>
|
||
|
|
#include "ehci.h"
|
||
|
|
#include "ehci-core.h"
|
||
|
|
|
||
|
|
/* Setup the EHCI host controller. */
|
||
|
|
static void setup_usb_phy(struct s5p_usb_phy *usb)
|
||
|
|
{
|
||
|
|
clrbits_le32(&usb->usbphyctrl0,
|
||
|
|
HOST_CTRL0_FSEL_MASK |
|
||
|
|
HOST_CTRL0_COMMONON_N |
|
||
|
|
/* HOST Phy setting */
|
||
|
|
HOST_CTRL0_PHYSWRST |
|
||
|
|
HOST_CTRL0_PHYSWRSTALL |
|
||
|
|
HOST_CTRL0_SIDDQ |
|
||
|
|
HOST_CTRL0_FORCESUSPEND |
|
||
|
|
HOST_CTRL0_FORCESLEEP);
|
||
|
|
|
||
|
|
setbits_le32(&usb->usbphyctrl0,
|
||
|
|
/* Setting up the ref freq */
|
||
|
|
(CLK_24MHZ << 16) |
|
||
|
|
/* HOST Phy setting */
|
||
|
|
HOST_CTRL0_LINKSWRST |
|
||
|
|
HOST_CTRL0_UTMISWRST);
|
||
|
|
udelay(10);
|
||
|
|
clrbits_le32(&usb->usbphyctrl0,
|
||
|
|
HOST_CTRL0_LINKSWRST |
|
||
|
|
HOST_CTRL0_UTMISWRST);
|
||
|
|
udelay(20);
|
||
|
|
|
||
|
|
/* EHCI Ctrl setting */
|
||
|
|
setbits_le32(&usb->ehcictrl,
|
||
|
|
EHCICTRL_ENAINCRXALIGN |
|
||
|
|
EHCICTRL_ENAINCR4 |
|
||
|
|
EHCICTRL_ENAINCR8 |
|
||
|
|
EHCICTRL_ENAINCR16);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Reset the EHCI host controller. */
|
||
|
|
static void reset_usb_phy(struct s5p_usb_phy *usb)
|
||
|
|
{
|
||
|
|
/* HOST_PHY reset */
|
||
|
|
setbits_le32(&usb->usbphyctrl0,
|
||
|
|
HOST_CTRL0_PHYSWRST |
|
||
|
|
HOST_CTRL0_PHYSWRSTALL |
|
||
|
|
HOST_CTRL0_SIDDQ |
|
||
|
|
HOST_CTRL0_FORCESUSPEND |
|
||
|
|
HOST_CTRL0_FORCESLEEP);
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* EHCI-initialization
|
||
|
|
* Create the appropriate control structures to manage
|
||
|
|
* a new EHCI host controller.
|
||
|
|
*/
|
||
|
|
int ehci_hcd_init(void)
|
||
|
|
{
|
||
|
|
struct s5p_usb_phy *usb;
|
||
|
|
|
||
|
|
usb = (struct s5p_usb_phy *)samsung_get_base_usb_phy();
|
||
|
|
setup_usb_phy(usb);
|
||
|
|
|
||
|
|
hccr = (struct ehci_hccr *)(EXYNOS5_USB_HOST_EHCI_BASE);
|
||
|
|
hcor = (struct ehci_hcor *)((uint32_t) hccr
|
||
|
|
+ HC_LENGTH(ehci_readl(&hccr->cr_capbase)));
|
||
|
|
|
||
|
|
debug("Exynos5-ehci: init hccr %x and hcor %x hc_length %d\n",
|
||
|
|
(uint32_t)hccr, (uint32_t)hcor,
|
||
|
|
(uint32_t)HC_LENGTH(ehci_readl(&hccr->cr_capbase)));
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Destroy the appropriate control structures corresponding
|
||
|
|
* the EHCI host controller.
|
||
|
|
*/
|
||
|
|
int ehci_hcd_stop()
|
||
|
|
{
|
||
|
|
struct s5p_usb_phy *usb;
|
||
|
|
|
||
|
|
usb = (struct s5p_usb_phy *)samsung_get_base_usb_phy();
|
||
|
|
reset_usb_phy(usb);
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|