mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 22:33:18 +00:00
160 lines
3.6 KiB
Text
160 lines
3.6 KiB
Text
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
/*
|
||
|
* Copyright 2022 Gateworks Corporation
|
||
|
*/
|
||
|
|
||
|
/dts-v1/;
|
||
|
|
||
|
#include "imx8mp.dtsi"
|
||
|
|
||
|
/ {
|
||
|
model = "Gateworks Venice i.MX8MP board";
|
||
|
compatible = "gateworks,imx8mp-venice", "fsl,imx8mp";
|
||
|
|
||
|
chosen {
|
||
|
stdout-path = &uart2;
|
||
|
};
|
||
|
|
||
|
memory@40000000 {
|
||
|
device_type = "memory";
|
||
|
reg = <0x0 0x40000000 0 0x80000000>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&i2c1 {
|
||
|
clock-frequency = <100000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c1>;
|
||
|
status = "okay";
|
||
|
|
||
|
gsc: gsc@20 {
|
||
|
compatible = "gw,gsc";
|
||
|
reg = <0x20>;
|
||
|
#address-cells = <1>;
|
||
|
#size-cells = <0>;
|
||
|
};
|
||
|
|
||
|
eeprom@51 {
|
||
|
compatible = "atmel,24c02";
|
||
|
reg = <0x51>;
|
||
|
pagesize = <16>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&i2c2 {
|
||
|
clock-frequency = <400000>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_i2c2>;
|
||
|
status = "okay";
|
||
|
|
||
|
eeprom@52 {
|
||
|
compatible = "atmel,24c32";
|
||
|
reg = <0x52>;
|
||
|
pagesize = <32>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
/* console */
|
||
|
&uart2 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_uart2>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
/* eMMC */
|
||
|
&usdhc3 {
|
||
|
assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
|
||
|
assigned-clock-rates = <400000000>;
|
||
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
||
|
pinctrl-0 = <&pinctrl_usdhc3>;
|
||
|
pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
|
||
|
pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
|
||
|
bus-width = <8>;
|
||
|
non-removable;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&wdog1 {
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&pinctrl_wdog>;
|
||
|
fsl,ext-reset-output;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&iomuxc {
|
||
|
pinctrl_i2c1: i2c1grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL 0x400001c3
|
||
|
MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA 0x400001c3
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_i2c2: i2c2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL 0x400001c3
|
||
|
MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA 0x400001c3
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_uart2: uart2grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX 0x49
|
||
|
MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX 0x49
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3: usdhc3grp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x190
|
||
|
MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d0
|
||
|
MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x190
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x194
|
||
|
MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d4
|
||
|
MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x194
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK 0x196
|
||
|
MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7 0x1d6
|
||
|
MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE 0x196
|
||
|
>;
|
||
|
};
|
||
|
|
||
|
pinctrl_wdog: wdoggrp {
|
||
|
fsl,pins = <
|
||
|
MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B 0x166
|
||
|
>;
|
||
|
};
|
||
|
};
|