2021-07-01 04:54:19 +00:00
|
|
|
if TARGET_OPENPITON_RISCV64
|
|
|
|
|
|
|
|
|
|
config SYS_BOARD
|
|
|
|
|
default "riscv64"
|
|
|
|
|
|
|
|
|
|
config SYS_VENDOR
|
|
|
|
|
default "openpiton"
|
|
|
|
|
|
|
|
|
|
config SYS_CPU
|
|
|
|
|
default "generic"
|
|
|
|
|
|
|
|
|
|
config SYS_CONFIG_NAME
|
|
|
|
|
default "openpiton-riscv64"
|
|
|
|
|
|
2022-10-21 00:22:39 +00:00
|
|
|
config TEXT_BASE
|
2021-07-01 04:54:19 +00:00
|
|
|
default 0x81000000 if SPL
|
|
|
|
|
default 0x80000000 if !RISCV_SMODE
|
|
|
|
|
default 0x81000000 if RISCV_SMODE
|
|
|
|
|
|
|
|
|
|
config SPL_TEXT_BASE
|
|
|
|
|
default 0x82000000
|
|
|
|
|
|
|
|
|
|
config SPL_OPENSBI_LOAD_ADDR
|
|
|
|
|
default 0x80000000
|
|
|
|
|
|
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
|
|
|
def_bool y
|
|
|
|
|
select ARCH_EARLY_INIT_R
|
|
|
|
|
select SUPPORT_SPL
|
|
|
|
|
imply CPU_RISCV
|
|
|
|
|
imply RISCV_TIMER
|
|
|
|
|
imply SPL_SIFIVE_CLINT
|
|
|
|
|
imply CMD_CPU
|
|
|
|
|
imply SPL_CPU_SUPPORT
|
|
|
|
|
imply SPL_SMP
|
|
|
|
|
imply SPL_MMC
|
|
|
|
|
imply SMP
|
|
|
|
|
imply SPL_RISCV_MMODE
|
|
|
|
|
|
|
|
|
|
endif
|
