2004-03-14 15:06:13 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2002
|
|
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
|
|
*
|
|
|
|
* (C) Copyright 2002
|
|
|
|
* David Mueller, ELSOFT AG, <d.mueller@elsoft.ch>
|
|
|
|
*
|
|
|
|
* (C) Copyright 2003
|
|
|
|
* Texas Instruments, <www.ti.com>
|
|
|
|
* Kshitij Gupta <Kshitij@ti.com>
|
|
|
|
*
|
|
|
|
* (C) Copyright 2004
|
|
|
|
* ARM Ltd.
|
|
|
|
* Philippe Robin, <philippe.robin@arm.com>
|
|
|
|
*
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
* project.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
2005-09-25 00:00:47 +00:00
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
2004-03-14 15:06:13 +00:00
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2008-09-01 03:37:00 +00:00
|
|
|
#include <netdev.h>
|
2011-11-09 06:14:40 +00:00
|
|
|
#include <asm/io.h>
|
2008-09-01 03:37:00 +00:00
|
|
|
|
2006-03-31 16:32:53 +00:00
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2004-03-14 15:06:13 +00:00
|
|
|
void peripheral_power_enable (void);
|
|
|
|
|
|
|
|
#if defined(CONFIG_SHOW_BOOT_PROGRESS)
|
|
|
|
void show_boot_progress(int progress)
|
|
|
|
{
|
2005-09-25 16:49:35 +00:00
|
|
|
printf("Boot reached stage %d\n", progress);
|
2004-03-14 15:06:13 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#define COMP_MODE_ENABLE ((unsigned int)0x0000EAEF)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Miscellaneous platform dependent initialisations
|
|
|
|
*/
|
|
|
|
|
|
|
|
int board_init (void)
|
|
|
|
{
|
|
|
|
/* arch number of Integrator Board */
|
2009-05-16 22:58:37 +00:00
|
|
|
#ifdef CONFIG_ARCH_CINTEGRATOR
|
|
|
|
gd->bd->bi_arch_number = MACH_TYPE_CINTEGRATOR;
|
|
|
|
#else
|
2004-10-10 18:41:04 +00:00
|
|
|
gd->bd->bi_arch_number = MACH_TYPE_INTEGRATOR;
|
2009-05-16 22:58:37 +00:00
|
|
|
#endif
|
2004-03-14 15:06:13 +00:00
|
|
|
|
|
|
|
/* adress of boot parameters */
|
|
|
|
gd->bd->bi_boot_params = 0x00000100;
|
|
|
|
|
2004-07-11 18:10:30 +00:00
|
|
|
gd->flags = 0;
|
|
|
|
|
2005-09-25 14:22:14 +00:00
|
|
|
#ifdef CONFIG_CM_REMAP
|
|
|
|
extern void cm_remap(void);
|
|
|
|
cm_remap(); /* remaps writeable memory to 0x00000000 */
|
|
|
|
#endif
|
2005-09-25 16:49:35 +00:00
|
|
|
|
2004-03-14 15:06:13 +00:00
|
|
|
icache_enable ();
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int misc_init_r (void)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
pci_init();
|
|
|
|
#endif
|
|
|
|
setenv("verify", "n");
|
|
|
|
return (0);
|
|
|
|
}
|
|
|
|
|
2011-10-23 21:02:03 +00:00
|
|
|
/*
|
|
|
|
* The Integrator remaps the Flash memory to 0x00000000 and executes U-Boot
|
|
|
|
* from there, which means we cannot test the RAM underneath the ROM at this
|
|
|
|
* point. It will be unmapped later on, when we are executing from the
|
|
|
|
* relocated in RAM U-Boot. We simply assume that this RAM is usable if the
|
|
|
|
* RAM on higher addresses works fine.
|
|
|
|
*/
|
|
|
|
#define REMAPPED_FLASH_SZ 0x40000
|
|
|
|
|
2004-03-14 15:06:13 +00:00
|
|
|
int dram_init (void)
|
|
|
|
{
|
2011-07-25 01:50:08 +00:00
|
|
|
gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
|
2005-09-25 14:22:14 +00:00
|
|
|
#ifdef CONFIG_CM_SPD_DETECT
|
|
|
|
{
|
|
|
|
extern void dram_query(void);
|
2011-11-09 06:14:40 +00:00
|
|
|
u32 cm_reg_sdram;
|
|
|
|
u32 sdram_shift;
|
2005-09-25 14:22:14 +00:00
|
|
|
|
|
|
|
dram_query(); /* Assembler accesses to CM registers */
|
2005-09-25 16:49:35 +00:00
|
|
|
/* Queries the SPD values */
|
2005-09-25 14:22:14 +00:00
|
|
|
|
|
|
|
/* Obtain the SDRAM size from the CM SDRAM register */
|
|
|
|
|
2011-11-09 06:14:40 +00:00
|
|
|
cm_reg_sdram = readl(CM_BASE + OS_SDRAM);
|
2005-09-25 16:49:35 +00:00
|
|
|
/* Register SDRAM size
|
|
|
|
*
|
|
|
|
* 0xXXXXXXbbb000bb 16 MB
|
|
|
|
* 0xXXXXXXbbb001bb 32 MB
|
|
|
|
* 0xXXXXXXbbb010bb 64 MB
|
|
|
|
* 0xXXXXXXbbb011bb 128 MB
|
|
|
|
* 0xXXXXXXbbb100bb 256 MB
|
2005-09-25 14:22:14 +00:00
|
|
|
*
|
|
|
|
*/
|
2011-11-09 06:14:40 +00:00
|
|
|
sdram_shift = ((cm_reg_sdram & 0x0000001C)/4)%4;
|
2011-10-23 21:02:03 +00:00
|
|
|
gd->ram_size = get_ram_size((long *) CONFIG_SYS_SDRAM_BASE +
|
|
|
|
REMAPPED_FLASH_SZ,
|
2011-07-25 01:50:08 +00:00
|
|
|
0x01000000 << sdram_shift);
|
2005-09-25 14:22:14 +00:00
|
|
|
}
|
2011-07-25 01:50:08 +00:00
|
|
|
#else
|
2011-10-23 21:02:03 +00:00
|
|
|
gd->ram_size = get_ram_size((long *) CONFIG_SYS_SDRAM_BASE +
|
|
|
|
REMAPPED_FLASH_SZ,
|
2011-07-25 01:50:08 +00:00
|
|
|
PHYS_SDRAM_1_SIZE);
|
2005-09-25 14:22:14 +00:00
|
|
|
#endif /* CM_SPD_DETECT */
|
2011-10-23 21:02:03 +00:00
|
|
|
/* We only have one bank of RAM, set it to whatever was detected */
|
|
|
|
gd->bd->bi_dram[0].size = gd->ram_size;
|
2005-09-25 14:22:14 +00:00
|
|
|
|
2004-03-14 15:06:13 +00:00
|
|
|
return 0;
|
|
|
|
}
|
2005-09-24 23:48:28 +00:00
|
|
|
|
2009-10-05 05:37:03 +00:00
|
|
|
#ifdef CONFIG_CMD_NET
|
2008-09-01 03:37:00 +00:00
|
|
|
int board_eth_init(bd_t *bis)
|
|
|
|
{
|
2009-10-05 05:37:03 +00:00
|
|
|
int rc = 0;
|
|
|
|
#ifdef CONFIG_SMC91111
|
|
|
|
rc = smc91111_initialize(0, CONFIG_SMC91111_BASE);
|
|
|
|
#endif
|
|
|
|
rc += pci_eth_init(bis);
|
|
|
|
return rc;
|
2008-09-01 03:37:00 +00:00
|
|
|
}
|
2009-05-16 22:58:37 +00:00
|
|
|
#endif
|