2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2011-10-03 19:26:47 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2011 The Chromium OS Authors.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_H
|
|
|
|
#define __CONFIG_H
|
|
|
|
|
2016-07-04 17:57:52 +00:00
|
|
|
#ifndef CONFIG_SPL_BUILD
|
2014-06-12 05:29:43 +00:00
|
|
|
#define CONFIG_IO_TRACE
|
2016-07-04 17:57:52 +00:00
|
|
|
#endif
|
2014-06-12 05:29:43 +00:00
|
|
|
|
2015-10-30 07:35:52 +00:00
|
|
|
#ifndef CONFIG_TIMER
|
2013-11-08 14:40:44 +00:00
|
|
|
#define CONFIG_SYS_TIMER_RATE 1000000
|
2015-10-30 07:35:52 +00:00
|
|
|
#endif
|
2013-11-08 14:40:44 +00:00
|
|
|
|
2013-11-10 17:26:56 +00:00
|
|
|
#define CONFIG_HOST_MAX_DEVICES 4
|
2012-12-26 09:53:37 +00:00
|
|
|
|
2014-07-11 04:23:32 +00:00
|
|
|
#define CONFIG_MALLOC_F_ADDR 0x0010000
|
2011-10-03 19:26:47 +00:00
|
|
|
|
|
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
|
|
|
|
|
|
/* turn on command-line edit/c/auto */
|
|
|
|
|
2014-09-15 12:33:20 +00:00
|
|
|
/* SPI - enable all SPI flash types for testing purposes */
|
2013-12-03 23:43:28 +00:00
|
|
|
|
2014-02-27 20:26:25 +00:00
|
|
|
#define CONFIG_SYS_FDT_LOAD_ADDR 0x100
|
|
|
|
|
|
|
|
#define CONFIG_PHYSMEM
|
2011-10-03 19:26:47 +00:00
|
|
|
|
|
|
|
/* Size of our emulated memory */
|
2020-06-07 16:47:35 +00:00
|
|
|
#define SB_CONCAT(x, y) x ## y
|
|
|
|
#define SB_TO_UL(s) SB_CONCAT(s, UL)
|
2013-04-26 02:53:43 +00:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
2020-06-07 16:47:35 +00:00
|
|
|
#define CONFIG_SYS_SDRAM_SIZE \
|
|
|
|
(SB_TO_UL(CONFIG_SANDBOX_RAM_SIZE_MB) << 20)
|
2013-04-26 02:53:43 +00:00
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0
|
2011-10-03 19:26:47 +00:00
|
|
|
|
|
|
|
#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
|
|
|
|
115200}
|
|
|
|
|
2015-04-08 06:41:25 +00:00
|
|
|
#define CONFIG_KEEP_SERVERADDR
|
|
|
|
#define CONFIG_UDP_CHECKSUM
|
|
|
|
#define CONFIG_TIMESTAMP
|
2015-03-22 22:09:22 +00:00
|
|
|
#define CONFIG_BOOTP_SERVERIP
|
2011-10-03 19:26:47 +00:00
|
|
|
|
2014-03-22 23:12:58 +00:00
|
|
|
#ifndef SANDBOX_NO_SDL
|
2014-02-27 20:26:25 +00:00
|
|
|
#define CONFIG_SANDBOX_SDL
|
2014-03-22 23:12:58 +00:00
|
|
|
#endif
|
|
|
|
|
|
|
|
/* LCD and keyboard require SDL support */
|
|
|
|
#ifdef CONFIG_SANDBOX_SDL
|
2014-02-27 20:26:25 +00:00
|
|
|
#define LCD_BPP LCD_COLOR16
|
2014-10-15 10:53:04 +00:00
|
|
|
#define CONFIG_LCD_BMP_RLE8
|
2014-02-27 20:26:25 +00:00
|
|
|
|
2014-03-22 23:12:58 +00:00
|
|
|
#define CONFIG_KEYBOARD
|
|
|
|
#endif
|
2011-10-03 19:26:47 +00:00
|
|
|
|
2016-07-04 17:57:52 +00:00
|
|
|
#ifndef CONFIG_SPL_BUILD
|
2016-05-01 17:36:23 +00:00
|
|
|
#define CONFIG_SYS_IDE_MAXBUS 1
|
|
|
|
#define CONFIG_SYS_ATA_IDE0_OFFSET 0
|
|
|
|
#define CONFIG_SYS_IDE_MAXDEVICE 2
|
|
|
|
#define CONFIG_SYS_ATA_BASE_ADDR 0x100
|
|
|
|
#define CONFIG_SYS_ATA_DATA_OFFSET 0
|
|
|
|
#define CONFIG_SYS_ATA_REG_OFFSET 1
|
|
|
|
#define CONFIG_SYS_ATA_ALT_OFFSET 2
|
|
|
|
#define CONFIG_SYS_ATA_STRIDE 4
|
2016-07-04 17:57:52 +00:00
|
|
|
#endif
|
2016-05-01 17:36:23 +00:00
|
|
|
|
2016-05-01 17:36:25 +00:00
|
|
|
#define CONFIG_SCSI_AHCI_PLAT
|
|
|
|
#define CONFIG_SYS_SCSI_MAX_DEVICE 2
|
|
|
|
#define CONFIG_SYS_SCSI_MAX_SCSI_ID 8
|
|
|
|
#define CONFIG_SYS_SCSI_MAX_LUN 4
|
|
|
|
|
2016-05-01 17:36:27 +00:00
|
|
|
#define CONFIG_SYS_SATA_MAX_DEVICE 2
|
|
|
|
|
2011-10-03 19:26:47 +00:00
|
|
|
#endif
|