2021-04-26 12:53:48 +00:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_IMX8M=y
|
|
|
|
CONFIG_SYS_TEXT_BASE=0x40200000
|
2021-07-11 03:14:30 +00:00
|
|
|
CONFIG_SPL_GPIO=y
|
2021-04-26 12:53:48 +00:00
|
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
|
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x10000
|
|
|
|
CONFIG_ENV_SIZE=0x1000
|
|
|
|
CONFIG_ENV_OFFSET=0x400000
|
|
|
|
CONFIG_DM_GPIO=y
|
2021-06-28 14:17:29 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="imx8mm-icore-mx8mm-edimm2.2"
|
2021-04-26 12:53:48 +00:00
|
|
|
CONFIG_SPL_TEXT_BASE=0x7E1000
|
|
|
|
CONFIG_TARGET_IMX8MM_ICORE_MX8MM=y
|
|
|
|
CONFIG_SPL_MMC_SUPPORT=y
|
|
|
|
CONFIG_SPL_SERIAL_SUPPORT=y
|
2021-07-11 03:14:31 +00:00
|
|
|
CONFIG_SPL_DRIVERS_MISC=y
|
2021-04-26 12:53:48 +00:00
|
|
|
CONFIG_SPL=y
|
|
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
|
|
CONFIG_FIT=y
|
|
|
|
CONFIG_FIT_EXTERNAL_OFFSET=0x3000
|
|
|
|
CONFIG_SPL_LOAD_FIT=y
|
|
|
|
CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
|
|
|
|
CONFIG_OF_SYSTEM_SETUP=y
|
|
|
|
CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg"
|
|
|
|
CONFIG_DEFAULT_FDT_FILE="imx8mm-icore-mx8mm-edimm2.2.dtb"
|
|
|
|
CONFIG_SPL_BOARD_INIT=y
|
|
|
|
CONFIG_SPL_SEPARATE_BSS=y
|
2021-07-11 03:14:24 +00:00
|
|
|
CONFIG_SPL_POWER=y
|
2021-04-26 12:53:48 +00:00
|
|
|
CONFIG_SYS_PROMPT="u-boot=> "
|
|
|
|
# CONFIG_CMD_EXPORTENV is not set
|
|
|
|
# CONFIG_CMD_IMPORTENV is not set
|
|
|
|
# CONFIG_CMD_CRC32 is not set
|
|
|
|
CONFIG_CMD_CLK=y
|
|
|
|
CONFIG_CMD_FUSE=y
|
|
|
|
CONFIG_CMD_GPIO=y
|
|
|
|
CONFIG_CMD_I2C=y
|
|
|
|
CONFIG_CMD_MMC=y
|
|
|
|
CONFIG_CMD_CACHE=y
|
|
|
|
CONFIG_CMD_REGULATOR=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
|
|
# CONFIG_ISO_PARTITION is not set
|
|
|
|
# CONFIG_EFI_PARTITION is not set
|
|
|
|
CONFIG_OF_CONTROL=y
|
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
|
|
CONFIG_ENV_OVERWRITE=y
|
|
|
|
CONFIG_ENV_IS_IN_MMC=y
|
|
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
|
|
CONFIG_SYS_MMC_ENV_DEV=2
|
|
|
|
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
|
|
|
|
CONFIG_NET_RANDOM_ETHADDR=y
|
|
|
|
CONFIG_SPL_DM=y
|
|
|
|
CONFIG_SPL_CLK_COMPOSITE_CCF=y
|
|
|
|
CONFIG_CLK_COMPOSITE_CCF=y
|
|
|
|
CONFIG_SPL_CLK_IMX8MM=y
|
|
|
|
CONFIG_CLK_IMX8MM=y
|
|
|
|
CONFIG_MXC_GPIO=y
|
|
|
|
CONFIG_DM_PCA953X=y
|
|
|
|
CONFIG_DM_I2C=y
|
|
|
|
CONFIG_SUPPORT_EMMC_BOOT=y
|
|
|
|
CONFIG_FSL_USDHC=y
|
|
|
|
CONFIG_PHYLIB=y
|
|
|
|
CONFIG_PHY_ATHEROS=y
|
|
|
|
CONFIG_DM_ETH=y
|
|
|
|
CONFIG_PHY_GIGE=y
|
|
|
|
CONFIG_FEC_MXC=y
|
|
|
|
CONFIG_MII=y
|
|
|
|
CONFIG_PINCTRL=y
|
|
|
|
CONFIG_SPL_PINCTRL=y
|
|
|
|
CONFIG_PINCTRL_IMX8M=y
|
|
|
|
CONFIG_DM_REGULATOR=y
|
|
|
|
CONFIG_SPL_DM_REGULATOR=y
|
|
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
|
|
|
CONFIG_CONS_INDEX=2
|
|
|
|
CONFIG_DM_SERIAL=y
|
|
|
|
# CONFIG_SPL_DM_SERIAL is not set
|
|
|
|
CONFIG_MXC_UART=y
|
|
|
|
CONFIG_SYSRESET=y
|
|
|
|
CONFIG_SPL_SYSRESET=y
|
|
|
|
CONFIG_SYSRESET_PSCI=y
|
|
|
|
CONFIG_DM_THERMAL=y
|
|
|
|
CONFIG_IMX_TMU=y
|