2010-09-28 21:15:21 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2010, Applied Micro Circuits Corporation
|
|
|
|
|
* Author: Tirumala R Marri <tmarri@apm.com>
|
|
|
|
|
*
|
2013-10-07 11:07:26 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2010-09-28 21:15:21 +00:00
|
|
|
*/
|
|
|
|
|
|
2010-10-26 12:34:52 +00:00
|
|
|
#include <asm-offsets.h>
|
2010-09-28 21:15:21 +00:00
|
|
|
#include <ppc_asm.tmpl>
|
|
|
|
|
#include <config.h>
|
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
|
#include <asm/ppc4xx.h>
|
|
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
|
* TLB TABLE
|
|
|
|
|
*
|
|
|
|
|
* This table is used by the cpu boot code to setup the initial tlb
|
|
|
|
|
* entries. Rather than make broad assumptions in the cpu source tree,
|
|
|
|
|
* this table lets each board set things up however they like.
|
|
|
|
|
*
|
|
|
|
|
* Pointer to the table is returned in r1
|
|
|
|
|
*
|
|
|
|
|
*************************************************************************/
|
|
|
|
|
.section .bootpg,"ax"
|
|
|
|
|
.globl tlbtab
|
|
|
|
|
|
|
|
|
|
tlbtab:
|
|
|
|
|
tlbtab_start
|
|
|
|
|
|
|
|
|
|
/* TLB 0 */
|
|
|
|
|
tlbentry(CONFIG_SYS_BOOT_BASE_ADDR, SZ_16M, CONFIG_SYS_BOOT_BASE_ADDR,
|
|
|
|
|
4, AC_RWX | SA_G)
|
|
|
|
|
|
|
|
|
|
/* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
|
|
|
|
|
tlbentry(CONFIG_SYS_INIT_RAM_ADDR, SZ_4K, CONFIG_SYS_INIT_RAM_ADDR,
|
|
|
|
|
0, AC_RWX | SA_G)
|
|
|
|
|
|
|
|
|
|
/* TLB-entry for OCM */
|
|
|
|
|
tlbentry(CONFIG_SYS_OCM_BASE, SZ_64K, 0x00040000, 4,
|
|
|
|
|
AC_RWX | SA_I)
|
|
|
|
|
|
|
|
|
|
/* TLB-entry for Local Configuration registers => peripherals */
|
|
|
|
|
tlbentry(CONFIG_SYS_PERIPHERAL_BASE, SZ_16K,
|
|
|
|
|
CONFIG_SYS_PERIPHERAL_BASE, 4, AC_RWX | SA_IG)
|
|
|
|
|
tlbtab_end
|
