2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2013-05-22 03:57:37 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
|
|
|
|
*/
|
|
|
|
|
2013-11-09 10:22:08 +00:00
|
|
|
#ifndef _MALTA_CONFIG_H
|
|
|
|
#define _MALTA_CONFIG_H
|
2013-05-22 03:57:37 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* System configuration
|
|
|
|
*/
|
2013-11-09 10:22:08 +00:00
|
|
|
#define CONFIG_MALTA
|
2013-05-22 03:57:37 +00:00
|
|
|
|
2013-10-24 12:32:00 +00:00
|
|
|
#define CONFIG_MEMSIZE_IN_BYTES
|
|
|
|
|
2013-05-22 03:57:42 +00:00
|
|
|
#define CONFIG_PCI_GT64120
|
2013-11-08 11:18:50 +00:00
|
|
|
#define CONFIG_PCI_MSC01
|
2013-05-22 03:57:42 +00:00
|
|
|
|
2013-11-08 11:18:55 +00:00
|
|
|
#define CONFIG_SYS_ISA_IO_BASE_ADDRESS 0
|
|
|
|
|
2013-05-22 03:57:37 +00:00
|
|
|
/*
|
|
|
|
* CPU Configuration
|
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_MHZ 250 /* arbitrary value */
|
|
|
|
#define CONFIG_SYS_MIPS_TIMER_FREQ (CONFIG_SYS_MHZ * 1000000)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Memory map
|
|
|
|
*/
|
2013-11-12 15:47:32 +00:00
|
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
2013-05-22 03:57:37 +00:00
|
|
|
|
2016-05-26 13:49:36 +00:00
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
# define CONFIG_SYS_SDRAM_BASE 0xffffffff80000000
|
|
|
|
#else
|
|
|
|
# define CONFIG_SYS_SDRAM_BASE 0x80000000
|
|
|
|
#endif
|
2013-05-22 03:57:37 +00:00
|
|
|
#define CONFIG_SYS_MEM_SIZE (256 * 1024 * 1024)
|
|
|
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET 0x400000
|
|
|
|
|
|
|
|
#define CONFIG_SYS_BOOTPARAMS_LEN (128 * 1024)
|
2013-11-26 17:45:28 +00:00
|
|
|
#define CONFIG_SYS_BOOTM_LEN (64 * 1024 * 1024)
|
2013-05-22 03:57:37 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Serial driver
|
|
|
|
*/
|
2016-05-17 06:43:27 +00:00
|
|
|
#define CONFIG_SYS_NS16550_PORT_MAPPED
|
2013-05-22 03:57:37 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* Flash configuration
|
|
|
|
*/
|
2016-05-26 13:49:36 +00:00
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
# define CONFIG_SYS_FLASH_BASE 0xffffffffbe000000
|
|
|
|
#else
|
|
|
|
# define CONFIG_SYS_FLASH_BASE 0xbe000000
|
|
|
|
#endif
|
2013-05-22 03:57:39 +00:00
|
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 128
|
2013-05-22 03:57:37 +00:00
|
|
|
|
2013-11-08 11:18:56 +00:00
|
|
|
/*
|
|
|
|
* Environment
|
|
|
|
*/
|
|
|
|
|
2015-01-29 10:38:20 +00:00
|
|
|
/*
|
|
|
|
* IDE/ATA
|
|
|
|
*/
|
|
|
|
#define CONFIG_SYS_IDE_MAXBUS 1
|
|
|
|
#define CONFIG_SYS_IDE_MAXDEVICE 2
|
|
|
|
#define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_ISA_IO_BASE_ADDRESS
|
|
|
|
#define CONFIG_SYS_ATA_IDE0_OFFSET 0x01f0
|
|
|
|
#define CONFIG_SYS_ATA_DATA_OFFSET 0
|
|
|
|
#define CONFIG_SYS_ATA_REG_OFFSET 0
|
|
|
|
|
2013-05-22 03:57:37 +00:00
|
|
|
/*
|
|
|
|
* Commands
|
|
|
|
*/
|
2013-05-22 03:57:42 +00:00
|
|
|
|
2013-11-09 10:22:08 +00:00
|
|
|
#endif /* _MALTA_CONFIG_H */
|