imx: mx6ul: support mx6ul 9x9 evk board
This patch is to support mx6ul_9x9_evk board based on mx6ul_14x14_evk,
the difference between mx6ul 9x9 evk and mx6ul 14x14 evk are:
1. mx6ul 9x9 evk use pfuze3000, while mx6ul 14x14 evk use DCDC.
2. mx6ul 9x9 evk supports 256MB LPDDR2, while mx6ul 14x14 evk
supports 512MB DDR3
3. mx6ul_9x9_evk use 9x9 package, while mx6ul_14x14_evk use 14x14 package.
This patch add the following:
1. Discard PHYS_SDRAM_SIZE from header file, use imx_ddr_size()
2. Introduce a macro is_mx6ul_9x9_evk using
CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) to avoid "#ifdef xxx" in non-SPL
part. To SPL part, CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) can not work,
so still use "#ifdef CONFIG_TARGET_MX6UL_9X9_EVK" to differentiate with
mx6ul_14x14_evk. And we have no way to dymaically checking this chip
is 9x9 or 14x14.
3. mx6ul_9x9_evk use pfuze3000, so enabled POWER related configurations.
POWER related configurations also effect for mx6ul_14x14_evk. But
power_init_board implementation using 'if (is_mx6ul_9x9_evk())' to
do initialization for mx6ul_9x9_evk, and do nothing for mx6ul_14x14_evk.
4. mx6ul_9x9_evk use lpddr2 with size 256MB, so add related SPL DRAM
configurations.
5. Enable CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG and setting dtb file
according to board_rev and board_name.
6. Add TARGET_MX6UL_9X9_EVK Kconfig entry
Boot Log:
U-Boot SPL 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53)
reading u-boot.img
reading u-boot.img
U-Boot 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53 +0800)
CPU: Freescale i.MX6UL rev1.0 792 MHz (running at 396 MHz)
CPU: Commercial temperature grade (0C to 95C) at 41C
Reset cause: POR
Board: MX6UL 9x9 EVK
I2C: ready
DRAM: 256 MiB
PMIC: PFUZE3000 DEV_ID=0x30 REV_ID=0x11
MMC: FSL_SDHC: 0, FSL_SDHC: 1
In: serial
Out: serial
Err: serial
Net: FEC1
Hit any key to stop autoboot: 0
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Cc: Stefano Babic <sbabic@denx.de>
2015-09-06 15:02:34 +08:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_MX6=y
|
2018-02-03 12:10:38 -05:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x87800000
|
2016-09-12 23:18:39 -06:00
|
|
|
CONFIG_SPL_GPIO_SUPPORT=y
|
2016-09-12 23:18:41 -06:00
|
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
2016-09-12 23:18:43 -06:00
|
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
2020-08-10 15:31:07 -04:00
|
|
|
CONFIG_NR_DRAM_BANKS=1
|
2020-11-30 12:50:32 -05:00
|
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
|
|
CONFIG_SYS_MEMTEST_END=0x88000000
|
2019-11-18 20:02:10 -05:00
|
|
|
CONFIG_ENV_SIZE=0x2000
|
|
|
|
CONFIG_ENV_OFFSET=0x80000
|
2020-08-18 07:43:50 -04:00
|
|
|
CONFIG_MX6UL=y
|
2020-04-28 16:15:47 -04:00
|
|
|
CONFIG_TARGET_MX6UL_9X9_EVK=y
|
2020-01-22 13:38:00 -05:00
|
|
|
CONFIG_DM_GPIO=y
|
2020-07-06 13:54:25 -04:00
|
|
|
CONFIG_SPL_TEXT_BASE=0x00908000
|
2020-01-22 13:38:00 -05:00
|
|
|
CONFIG_SPL_MMC_SUPPORT=y
|
|
|
|
CONFIG_SPL_SERIAL_SUPPORT=y
|
2018-04-07 20:27:54 -04:00
|
|
|
CONFIG_SPL=y
|
2018-06-04 11:57:37 -04:00
|
|
|
CONFIG_SPL_LIBDISK_SUPPORT=y
|
2020-07-28 08:46:52 -04:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="imx6ul-9x9-evk"
|
2020-10-09 12:22:06 -04:00
|
|
|
CONFIG_SUPPORT_RAW_INITRD=y
|
2017-06-29 10:16:06 +02:00
|
|
|
CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/spl_sd.cfg"
|
2016-10-17 20:12:37 -06:00
|
|
|
# CONFIG_CONSOLE_MUX is not set
|
|
|
|
CONFIG_SYS_CONSOLE_IS_IN_ENV=y
|
2017-01-23 13:31:20 -07:00
|
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
2019-01-23 14:20:05 +08:00
|
|
|
CONFIG_SPL_FS_EXT4=y
|
2017-03-13 13:48:42 -04:00
|
|
|
CONFIG_SPL_I2C_SUPPORT=y
|
2018-06-04 11:57:37 -04:00
|
|
|
CONFIG_SPL_WATCHDOG_SUPPORT=y
|
2016-04-21 21:37:19 -04:00
|
|
|
CONFIG_HUSH_PARSER=y
|
2016-04-24 17:29:26 -04:00
|
|
|
CONFIG_CMD_BOOTZ=y
|
2016-04-22 16:41:25 -04:00
|
|
|
CONFIG_CMD_MEMTEST=y
|
2017-08-14 19:58:53 -04:00
|
|
|
CONFIG_CMD_GPIO=y
|
|
|
|
CONFIG_CMD_I2C=y
|
2016-04-24 17:29:26 -04:00
|
|
|
CONFIG_CMD_MMC=y
|
2016-04-22 16:41:25 -04:00
|
|
|
CONFIG_CMD_USB=y
|
imx: mx6ul: support mx6ul 9x9 evk board
This patch is to support mx6ul_9x9_evk board based on mx6ul_14x14_evk,
the difference between mx6ul 9x9 evk and mx6ul 14x14 evk are:
1. mx6ul 9x9 evk use pfuze3000, while mx6ul 14x14 evk use DCDC.
2. mx6ul 9x9 evk supports 256MB LPDDR2, while mx6ul 14x14 evk
supports 512MB DDR3
3. mx6ul_9x9_evk use 9x9 package, while mx6ul_14x14_evk use 14x14 package.
This patch add the following:
1. Discard PHYS_SDRAM_SIZE from header file, use imx_ddr_size()
2. Introduce a macro is_mx6ul_9x9_evk using
CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) to avoid "#ifdef xxx" in non-SPL
part. To SPL part, CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) can not work,
so still use "#ifdef CONFIG_TARGET_MX6UL_9X9_EVK" to differentiate with
mx6ul_14x14_evk. And we have no way to dymaically checking this chip
is 9x9 or 14x14.
3. mx6ul_9x9_evk use pfuze3000, so enabled POWER related configurations.
POWER related configurations also effect for mx6ul_14x14_evk. But
power_init_board implementation using 'if (is_mx6ul_9x9_evk())' to
do initialization for mx6ul_9x9_evk, and do nothing for mx6ul_14x14_evk.
4. mx6ul_9x9_evk use lpddr2 with size 256MB, so add related SPL DRAM
configurations.
5. Enable CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG and setting dtb file
according to board_rev and board_name.
6. Add TARGET_MX6UL_9X9_EVK Kconfig entry
Boot Log:
U-Boot SPL 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53)
reading u-boot.img
reading u-boot.img
U-Boot 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53 +0800)
CPU: Freescale i.MX6UL rev1.0 792 MHz (running at 396 MHz)
CPU: Commercial temperature grade (0C to 95C) at 41C
Reset cause: POR
Board: MX6UL 9x9 EVK
I2C: ready
DRAM: 256 MiB
PMIC: PFUZE3000 DEV_ID=0x30 REV_ID=0x11
MMC: FSL_SDHC: 0, FSL_SDHC: 1
In: serial
Out: serial
Err: serial
Net: FEC1
Hit any key to stop autoboot: 0
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Cc: Stefano Babic <sbabic@denx.de>
2015-09-06 15:02:34 +08:00
|
|
|
CONFIG_CMD_DHCP=y
|
2015-09-28 05:14:15 -07:00
|
|
|
CONFIG_CMD_PING=y
|
2017-04-26 22:27:55 -06:00
|
|
|
CONFIG_CMD_BMP=y
|
2016-04-24 17:29:26 -04:00
|
|
|
CONFIG_CMD_CACHE=y
|
|
|
|
CONFIG_CMD_EXT2=y
|
|
|
|
CONFIG_CMD_EXT4=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
|
|
CONFIG_CMD_FAT=y
|
|
|
|
CONFIG_CMD_FS_GENERIC=y
|
2018-06-27 20:23:17 -07:00
|
|
|
CONFIG_OF_CONTROL=y
|
2020-07-03 06:48:56 -05:00
|
|
|
CONFIG_ENV_OVERWRITE=y
|
2018-11-13 19:44:53 -05:00
|
|
|
CONFIG_ENV_IS_IN_MMC=y
|
2019-11-12 22:46:36 -05:00
|
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
2020-07-24 17:14:47 -04:00
|
|
|
CONFIG_SYS_MMC_ENV_DEV=1
|
2018-11-13 19:44:53 -05:00
|
|
|
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
|
2020-10-09 12:22:06 -04:00
|
|
|
CONFIG_BOUNCE_BUFFER=y
|
2018-06-27 20:23:17 -07:00
|
|
|
CONFIG_DM_I2C=y
|
|
|
|
CONFIG_DM_MMC=y
|
2019-08-14 07:23:43 -05:00
|
|
|
CONFIG_FSL_USDHC=y
|
2019-10-03 19:50:05 +02:00
|
|
|
CONFIG_MTD=y
|
2018-11-13 19:44:53 -05:00
|
|
|
CONFIG_DM_SPI_FLASH=y
|
2019-02-27 15:20:36 +01:00
|
|
|
CONFIG_SF_DEFAULT_MODE=0
|
|
|
|
CONFIG_SF_DEFAULT_SPEED=40000000
|
2016-09-22 01:25:48 +05:30
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
2017-08-01 17:19:59 -07:00
|
|
|
CONFIG_PHYLIB=y
|
2017-08-01 17:20:00 -07:00
|
|
|
CONFIG_PHY_MICREL=y
|
2019-03-06 12:48:27 +00:00
|
|
|
CONFIG_PHY_MICREL_KSZ8XXX=y
|
2018-11-13 19:44:53 -05:00
|
|
|
CONFIG_DM_ETH=y
|
2018-07-20 23:03:57 -05:00
|
|
|
CONFIG_MII=y
|
2018-06-27 20:23:17 -07:00
|
|
|
CONFIG_PINCTRL=y
|
|
|
|
CONFIG_PINCTRL_IMX6=y
|
|
|
|
CONFIG_DM_PMIC=y
|
|
|
|
CONFIG_DM_PMIC_PFUZE100=y
|
|
|
|
CONFIG_DM_REGULATOR=y
|
|
|
|
CONFIG_DM_REGULATOR_PFUZE100=y
|
|
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
2020-06-09 10:46:46 -04:00
|
|
|
CONFIG_MXC_UART=y
|
2018-11-13 19:44:53 -05:00
|
|
|
CONFIG_SPI=y
|
|
|
|
CONFIG_DM_SPI=y
|
2016-10-17 20:12:37 -06:00
|
|
|
CONFIG_FSL_QSPI=y
|
2020-06-04 19:29:09 -04:00
|
|
|
CONFIG_SOFT_SPI=y
|
2016-10-17 20:12:37 -06:00
|
|
|
CONFIG_USB=y
|
2018-06-27 20:23:17 -07:00
|
|
|
CONFIG_DM_USB=y
|
2016-10-17 20:12:37 -06:00
|
|
|
CONFIG_USB_STORAGE=y
|
2019-08-01 06:02:49 +00:00
|
|
|
CONFIG_DM_VIDEO=y
|
2019-09-23 18:05:05 +02:00
|
|
|
CONFIG_SYS_WHITE_ON_BLACK=y
|
2020-08-11 11:23:35 -06:00
|
|
|
CONFIG_SPLASH_SCREEN=y
|
|
|
|
CONFIG_SPLASH_SCREEN_ALIGN=y
|
2020-09-28 11:30:15 +02:00
|
|
|
CONFIG_VIDEO_BMP_RLE8=y
|
2020-09-28 11:30:16 +02:00
|
|
|
CONFIG_BMP_16BPP=y
|