2016-07-26 10:28:29 +00:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_ROCKCHIP=y
|
|
|
|
CONFIG_SYS_MALLOC_F_LEN=0x2000
|
|
|
|
CONFIG_ROCKCHIP_RK3288=y
|
|
|
|
CONFIG_TARGET_FENNEC_RK3288=y
|
|
|
|
CONFIG_SPL_STACK_R_ADDR=0x80000
|
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="rk3288-fennec"
|
2016-10-18 02:12:35 +00:00
|
|
|
CONFIG_SILENT_CONSOLE=y
|
2016-10-18 02:12:37 +00:00
|
|
|
CONFIG_CONSOLE_MUX=y
|
|
|
|
# CONFIG_DISPLAY_CPUINFO is not set
|
2016-07-26 10:28:29 +00:00
|
|
|
CONFIG_SPL_STACK_R=y
|
|
|
|
CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
|
|
|
|
CONFIG_HUSH_PARSER=y
|
|
|
|
CONFIG_CMD_BOOTZ=y
|
|
|
|
# CONFIG_CMD_IMLS is not set
|
|
|
|
CONFIG_CMD_MMC=y
|
|
|
|
CONFIG_CMD_SF=y
|
|
|
|
CONFIG_CMD_SPI=y
|
|
|
|
CONFIG_CMD_I2C=y
|
|
|
|
CONFIG_CMD_GPIO=y
|
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
|
|
|
CONFIG_CMD_DHCP=y
|
|
|
|
CONFIG_CMD_MII=y
|
|
|
|
CONFIG_CMD_PING=y
|
|
|
|
CONFIG_CMD_CACHE=y
|
|
|
|
CONFIG_CMD_TIME=y
|
|
|
|
CONFIG_CMD_PMIC=y
|
|
|
|
CONFIG_CMD_REGULATOR=y
|
|
|
|
CONFIG_CMD_EXT2=y
|
|
|
|
CONFIG_CMD_EXT4=y
|
|
|
|
CONFIG_CMD_FAT=y
|
|
|
|
CONFIG_CMD_FS_GENERIC=y
|
|
|
|
CONFIG_SPL_OF_CONTROL=y
|
|
|
|
CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
|
|
|
|
CONFIG_REGMAP=y
|
|
|
|
CONFIG_SPL_REGMAP=y
|
|
|
|
CONFIG_SYSCON=y
|
|
|
|
CONFIG_SPL_SYSCON=y
|
2016-09-08 20:11:59 +00:00
|
|
|
# CONFIG_SPL_SIMPLE_BUS is not set
|
2016-07-26 10:28:29 +00:00
|
|
|
CONFIG_CLK=y
|
|
|
|
CONFIG_SPL_CLK=y
|
|
|
|
CONFIG_ROCKCHIP_GPIO=y
|
|
|
|
CONFIG_SYS_I2C_ROCKCHIP=y
|
|
|
|
CONFIG_ROCKCHIP_DWMMC=y
|
|
|
|
CONFIG_PINCTRL=y
|
|
|
|
# CONFIG_PINCTRL_FULL is not set
|
|
|
|
CONFIG_SPL_PINCTRL=y
|
|
|
|
# CONFIG_SPL_PINCTRL_FULL is not set
|
|
|
|
CONFIG_ROCKCHIP_RK3288_PINCTRL=y
|
|
|
|
CONFIG_DM_PMIC=y
|
|
|
|
CONFIG_PMIC_RK808=y
|
|
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
2016-09-08 20:11:59 +00:00
|
|
|
CONFIG_REGULATOR_RK808=y
|
2016-07-26 10:28:29 +00:00
|
|
|
CONFIG_PWM_ROCKCHIP=y
|
|
|
|
CONFIG_RAM=y
|
|
|
|
CONFIG_SPL_RAM=y
|
|
|
|
CONFIG_DEBUG_UART=y
|
|
|
|
CONFIG_DEBUG_UART_BASE=0xff690000
|
|
|
|
CONFIG_DEBUG_UART_CLOCK=24000000
|
|
|
|
CONFIG_DEBUG_UART_SHIFT=2
|
|
|
|
CONFIG_SYS_NS16550=y
|
2016-09-08 20:11:59 +00:00
|
|
|
CONFIG_SYSRESET=y
|
2016-07-26 10:28:29 +00:00
|
|
|
CONFIG_USE_TINY_PRINTF=y
|
|
|
|
CONFIG_CMD_DHRYSTONE=y
|
|
|
|
CONFIG_ERRNO_STR=y
|
2016-10-07 09:47:57 +00:00
|
|
|
CONFIG_ROCKCHIP_SPL_BACK_TO_BROM=y
|