2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2016-02-11 23:47:19 +00:00
|
|
|
/*
|
2017-10-23 07:53:58 +00:00
|
|
|
* Copyright (C) 2016, STMicroelectronics - All Rights Reserved
|
|
|
|
* Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
|
2016-02-11 23:47:19 +00:00
|
|
|
*/
|
|
|
|
|
2018-01-12 08:23:49 +00:00
|
|
|
#ifndef _SERIAL_STM32_
|
|
|
|
#define _SERIAL_STM32_
|
2016-02-11 23:47:19 +00:00
|
|
|
|
2020-05-10 17:40:13 +00:00
|
|
|
#include <linux/bitops.h>
|
2017-09-27 13:44:50 +00:00
|
|
|
#define CR1_OFFSET(x) (x ? 0x0c : 0x00)
|
|
|
|
#define CR3_OFFSET(x) (x ? 0x14 : 0x08)
|
|
|
|
#define BRR_OFFSET(x) (x ? 0x08 : 0x0c)
|
|
|
|
#define ISR_OFFSET(x) (x ? 0x00 : 0x1c)
|
2018-04-20 06:59:06 +00:00
|
|
|
|
|
|
|
#define ICR_OFFSET 0x20
|
2018-05-17 12:50:45 +00:00
|
|
|
|
2017-09-27 13:44:50 +00:00
|
|
|
/*
|
|
|
|
* STM32F4 has one Data Register (DR) for received or transmitted
|
|
|
|
* data, so map Receive Data Register (RDR) and Transmit Data
|
|
|
|
* Register (TDR) at the same offset
|
|
|
|
*/
|
|
|
|
#define RDR_OFFSET(x) (x ? 0x04 : 0x24)
|
|
|
|
#define TDR_OFFSET(x) (x ? 0x04 : 0x28)
|
|
|
|
|
|
|
|
struct stm32_uart_info {
|
|
|
|
u8 uart_enable_bit; /* UART_CR1_UE */
|
|
|
|
bool stm32f4; /* true for STM32F4, false otherwise */
|
2017-09-27 13:44:51 +00:00
|
|
|
bool has_fifo;
|
2017-09-27 13:44:50 +00:00
|
|
|
};
|
|
|
|
|
2017-09-27 13:44:52 +00:00
|
|
|
struct stm32_uart_info stm32f4_info = {
|
|
|
|
.stm32f4 = true,
|
|
|
|
.uart_enable_bit = 13,
|
|
|
|
.has_fifo = false,
|
|
|
|
};
|
|
|
|
|
2017-09-27 13:44:51 +00:00
|
|
|
struct stm32_uart_info stm32f7_info = {
|
2017-09-27 13:44:50 +00:00
|
|
|
.uart_enable_bit = 0,
|
|
|
|
.stm32f4 = false,
|
2018-09-20 13:14:15 +00:00
|
|
|
.has_fifo = true,
|
2017-09-27 13:44:51 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
struct stm32_uart_info stm32h7_info = {
|
|
|
|
.uart_enable_bit = 0,
|
|
|
|
.stm32f4 = false,
|
|
|
|
.has_fifo = true,
|
2016-02-11 23:47:19 +00:00
|
|
|
};
|
|
|
|
|
2017-07-18 07:29:07 +00:00
|
|
|
/* Information about a serial port */
|
2020-12-03 23:55:23 +00:00
|
|
|
struct stm32x7_serial_plat {
|
2017-09-27 13:44:50 +00:00
|
|
|
fdt_addr_t base; /* address of registers in physical memory */
|
|
|
|
struct stm32_uart_info *uart_info;
|
2017-07-18 07:29:08 +00:00
|
|
|
unsigned long int clock_rate;
|
2017-07-18 07:29:07 +00:00
|
|
|
};
|
2016-02-11 23:47:19 +00:00
|
|
|
|
2017-09-27 13:44:51 +00:00
|
|
|
#define USART_CR1_FIFOEN BIT(29)
|
2018-05-17 12:50:45 +00:00
|
|
|
#define USART_CR1_M1 BIT(28)
|
2017-09-27 13:44:48 +00:00
|
|
|
#define USART_CR1_OVER8 BIT(15)
|
2018-05-17 12:50:45 +00:00
|
|
|
#define USART_CR1_M0 BIT(12)
|
|
|
|
#define USART_CR1_PCE BIT(10)
|
|
|
|
#define USART_CR1_PS BIT(9)
|
2017-09-27 13:44:48 +00:00
|
|
|
#define USART_CR1_TE BIT(3)
|
|
|
|
#define USART_CR1_RE BIT(2)
|
2016-02-11 23:47:19 +00:00
|
|
|
|
2017-09-27 13:44:48 +00:00
|
|
|
#define USART_CR3_OVRDIS BIT(12)
|
2017-05-28 19:55:12 +00:00
|
|
|
|
2018-05-17 12:50:43 +00:00
|
|
|
#define USART_ISR_TXE BIT(7)
|
2023-05-31 06:01:30 +00:00
|
|
|
#define USART_ISR_TC BIT(6)
|
2018-05-17 12:50:43 +00:00
|
|
|
#define USART_ISR_RXNE BIT(5)
|
|
|
|
#define USART_ISR_ORE BIT(3)
|
2019-07-30 17:16:46 +00:00
|
|
|
#define USART_ISR_FE BIT(1)
|
2018-05-17 12:50:45 +00:00
|
|
|
#define USART_ISR_PE BIT(0)
|
2016-02-11 23:47:19 +00:00
|
|
|
|
2017-09-27 13:44:48 +00:00
|
|
|
#define USART_BRR_F_MASK GENMASK(7, 0)
|
2016-02-11 23:47:19 +00:00
|
|
|
#define USART_BRR_M_SHIFT 4
|
2017-09-27 13:44:48 +00:00
|
|
|
#define USART_BRR_M_MASK GENMASK(15, 4)
|
2016-02-11 23:47:19 +00:00
|
|
|
|
2018-05-17 12:50:43 +00:00
|
|
|
#define USART_ICR_ORECF BIT(3)
|
2019-07-30 17:16:46 +00:00
|
|
|
#define USART_ICR_FECF BIT(1)
|
2018-05-17 12:50:45 +00:00
|
|
|
#define USART_ICR_PCECF BIT(0)
|
|
|
|
|
2016-02-11 23:47:19 +00:00
|
|
|
#endif
|