2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2009-06-12 19:20:39 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2007-2008
|
2011-10-31 23:00:39 +00:00
|
|
|
* Stelian Pop <stelian@popies.net>
|
2009-06-12 19:20:39 +00:00
|
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
|
|
* Copyright (C) 2008 Ronetix Ilko Iliev (www.ronetix.at)
|
|
|
|
* Copyright (C) 2009 Jean-Christopher PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <common.h>
|
2019-12-28 17:45:05 +00:00
|
|
|
#include <init.h>
|
2019-11-14 19:57:20 +00:00
|
|
|
#include <vsprintf.h>
|
2020-10-31 03:38:53 +00:00
|
|
|
#include <asm/global_data.h>
|
2014-02-26 13:47:58 +00:00
|
|
|
#include <linux/sizes.h>
|
2011-07-26 04:48:41 +00:00
|
|
|
#include <asm/io.h>
|
2013-11-29 11:13:45 +00:00
|
|
|
#include <asm/gpio.h>
|
2009-06-12 19:20:39 +00:00
|
|
|
#include <asm/arch/at91sam9_smc.h>
|
|
|
|
#include <asm/arch/at91_common.h>
|
|
|
|
#include <asm/arch/at91_rstc.h>
|
2010-04-06 13:18:04 +00:00
|
|
|
#include <asm/arch/at91_matrix.h>
|
2009-06-12 19:20:39 +00:00
|
|
|
#include <asm/arch/clk.h>
|
2011-07-26 04:48:41 +00:00
|
|
|
#include <asm/arch/gpio.h>
|
2009-06-12 19:20:39 +00:00
|
|
|
#if defined(CONFIG_RESET_PHY_R) && defined(CONFIG_DRIVER_DM9000)
|
|
|
|
#include <net.h>
|
|
|
|
#endif
|
|
|
|
#include <netdev.h>
|
2017-06-01 01:47:48 +00:00
|
|
|
#include <asm/mach-types.h>
|
2009-06-12 19:20:39 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
/*
|
|
|
|
* Miscelaneous platform dependent initialisations
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
|
|
static void pm9261_nand_hw_init(void)
|
|
|
|
{
|
|
|
|
unsigned long csa;
|
2011-07-26 04:48:41 +00:00
|
|
|
struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC;
|
|
|
|
struct at91_matrix *matrix = (struct at91_matrix *)ATMEL_BASE_MATRIX;
|
2009-06-12 19:20:39 +00:00
|
|
|
|
|
|
|
/* Enable CS3 */
|
2010-04-06 13:18:04 +00:00
|
|
|
csa = readl(&matrix->csa) | AT91_MATRIX_CSA_EBI_CS3A;
|
|
|
|
writel(csa, &matrix->csa);
|
2009-06-12 19:20:39 +00:00
|
|
|
|
|
|
|
/* Configure SMC CS3 for NAND/SmartMedia */
|
2010-04-06 13:18:04 +00:00
|
|
|
writel(AT91_SMC_SETUP_NWE(1) | AT91_SMC_SETUP_NCS_WR(0) |
|
|
|
|
AT91_SMC_SETUP_NRD(1) | AT91_SMC_SETUP_NCS_RD(0),
|
|
|
|
&smc->cs[3].setup);
|
|
|
|
|
|
|
|
writel(AT91_SMC_PULSE_NWE(3) | AT91_SMC_PULSE_NCS_WR(3) |
|
|
|
|
AT91_SMC_PULSE_NRD(3) | AT91_SMC_PULSE_NCS_RD(3),
|
|
|
|
&smc->cs[3].pulse);
|
|
|
|
|
|
|
|
writel(AT91_SMC_CYCLE_NWE(5) | AT91_SMC_CYCLE_NRD(5),
|
|
|
|
&smc->cs[3].cycle);
|
|
|
|
|
|
|
|
writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
|
|
|
|
AT91_SMC_MODE_EXNW_DISABLE |
|
2009-06-12 19:20:39 +00:00
|
|
|
#ifdef CONFIG_SYS_NAND_DBW_16
|
2010-04-06 13:18:04 +00:00
|
|
|
AT91_SMC_MODE_DBW_16 |
|
2009-06-12 19:20:39 +00:00
|
|
|
#else /* CONFIG_SYS_NAND_DBW_8 */
|
2010-04-06 13:18:04 +00:00
|
|
|
AT91_SMC_MODE_DBW_8 |
|
2009-06-12 19:20:39 +00:00
|
|
|
#endif
|
2010-04-06 13:18:04 +00:00
|
|
|
AT91_SMC_MODE_TDF_CYCLE(2),
|
|
|
|
&smc->cs[3].mode);
|
|
|
|
|
2016-02-03 02:16:50 +00:00
|
|
|
at91_periph_clk_enable(ATMEL_ID_PIOA);
|
|
|
|
at91_periph_clk_enable(ATMEL_ID_PIOC);
|
2009-06-12 19:20:39 +00:00
|
|
|
|
|
|
|
/* Configure RDY/BSY */
|
2013-11-29 11:13:45 +00:00
|
|
|
gpio_direction_input(CONFIG_SYS_NAND_READY_PIN);
|
2009-06-12 19:20:39 +00:00
|
|
|
|
|
|
|
/* Enable NandFlash */
|
2013-11-29 11:13:45 +00:00
|
|
|
gpio_direction_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
|
2009-06-12 19:20:39 +00:00
|
|
|
|
2010-04-06 13:18:04 +00:00
|
|
|
at91_set_a_periph(AT91_PIO_PORTC, 0, 0); /* NANDOE */
|
|
|
|
at91_set_a_periph(AT91_PIO_PORTC, 1, 0); /* NANDWE */
|
2009-06-12 19:20:39 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_DRIVER_DM9000
|
|
|
|
static void pm9261_dm9000_hw_init(void)
|
|
|
|
{
|
2011-07-26 04:48:41 +00:00
|
|
|
struct at91_smc *smc = (struct at91_smc *)ATMEL_BASE_SMC;
|
2010-04-06 13:18:04 +00:00
|
|
|
|
2009-06-12 19:20:39 +00:00
|
|
|
/* Configure SMC CS2 for DM9000 */
|
2010-04-06 13:18:04 +00:00
|
|
|
writel(AT91_SMC_SETUP_NWE(2) | AT91_SMC_SETUP_NCS_WR(0) |
|
|
|
|
AT91_SMC_SETUP_NRD(2) | AT91_SMC_SETUP_NCS_RD(0),
|
|
|
|
&smc->cs[2].setup);
|
|
|
|
|
|
|
|
writel(AT91_SMC_PULSE_NWE(4) | AT91_SMC_PULSE_NCS_WR(8) |
|
|
|
|
AT91_SMC_PULSE_NRD(4) | AT91_SMC_PULSE_NCS_RD(8),
|
|
|
|
&smc->cs[2].pulse);
|
|
|
|
|
|
|
|
writel(AT91_SMC_CYCLE_NWE(16) | AT91_SMC_CYCLE_NRD(16),
|
|
|
|
&smc->cs[2].cycle);
|
|
|
|
|
|
|
|
writel(AT91_SMC_MODE_RM_NRD | AT91_SMC_MODE_WM_NWE |
|
|
|
|
AT91_SMC_MODE_EXNW_DISABLE |
|
|
|
|
AT91_SMC_MODE_BAT | AT91_SMC_MODE_DBW_16 |
|
|
|
|
AT91_SMC_MODE_TDF_CYCLE(1),
|
|
|
|
&smc->cs[2].mode);
|
2009-06-12 19:20:39 +00:00
|
|
|
|
|
|
|
/* Configure Interrupt pin as input, no pull-up */
|
2016-02-03 02:16:50 +00:00
|
|
|
at91_periph_clk_enable(ATMEL_ID_PIOA);
|
2010-04-06 13:18:04 +00:00
|
|
|
at91_set_pio_input(AT91_PIO_PORTA, 24, 0);
|
2009-06-12 19:20:39 +00:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2011-12-09 10:59:07 +00:00
|
|
|
int board_early_init_f(void)
|
2009-06-12 19:20:39 +00:00
|
|
|
{
|
2011-12-09 10:59:07 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
/* arch number of PM9261-Board */
|
|
|
|
gd->bd->bi_arch_number = MACH_TYPE_PM9261;
|
|
|
|
|
2009-06-12 19:20:39 +00:00
|
|
|
/* adress of boot parameters */
|
|
|
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
|
|
|
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
|
|
pm9261_nand_hw_init();
|
|
|
|
#endif
|
|
|
|
#ifdef CONFIG_DRIVER_DM9000
|
|
|
|
pm9261_dm9000_hw_init();
|
|
|
|
#endif
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2009-09-05 00:51:34 +00:00
|
|
|
#ifdef CONFIG_DRIVER_DM9000
|
2020-06-26 06:13:33 +00:00
|
|
|
int board_eth_init(struct bd_info *bis)
|
2009-09-05 00:51:34 +00:00
|
|
|
{
|
|
|
|
return dm9000_initialize(bis);
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2009-06-12 19:20:39 +00:00
|
|
|
int dram_init(void)
|
2010-12-12 10:41:30 +00:00
|
|
|
{
|
|
|
|
/* dram_init must store complete ramsize in gd->ram_size */
|
2011-07-03 05:55:33 +00:00
|
|
|
gd->ram_size = get_ram_size((void *)PHYS_SDRAM,
|
2010-12-12 10:41:30 +00:00
|
|
|
PHYS_SDRAM_SIZE);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-03-31 14:40:32 +00:00
|
|
|
int dram_init_banksize(void)
|
2009-06-12 19:20:39 +00:00
|
|
|
{
|
|
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM;
|
|
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_SIZE;
|
2017-03-31 14:40:32 +00:00
|
|
|
|
|
|
|
return 0;
|
2009-06-12 19:20:39 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_RESET_PHY_R
|
|
|
|
void reset_phy(void)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_DRIVER_DM9000
|
|
|
|
/*
|
|
|
|
* Initialize ethernet HW addr prior to starting Linux,
|
|
|
|
* needed for nfsroot
|
|
|
|
*/
|
2015-03-22 22:09:06 +00:00
|
|
|
eth_init();
|
2009-06-12 19:20:39 +00:00
|
|
|
#endif
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#ifdef CONFIG_DISPLAY_BOARDINFO
|
|
|
|
int checkboard (void)
|
|
|
|
{
|
|
|
|
char buf[32];
|
|
|
|
|
|
|
|
printf ("Board : Ronetix PM9261\n");
|
|
|
|
printf ("Crystal frequency: %8s MHz\n",
|
|
|
|
strmhz(buf, get_main_clk_rate()));
|
|
|
|
printf ("CPU clock : %8s MHz\n",
|
|
|
|
strmhz(buf, get_cpu_clk_rate()));
|
|
|
|
printf ("Master clock : %8s MHz\n",
|
|
|
|
strmhz(buf, get_mck_clk_rate()));
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|