2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2017-05-15 09:51:18 +00:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2016 Andreas Färber
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_RK3368_COMMON_H
|
|
|
|
#define __CONFIG_RK3368_COMMON_H
|
|
|
|
|
2017-10-06 17:24:09 +00:00
|
|
|
#include "rockchip-common.h"
|
|
|
|
|
2017-05-15 09:51:18 +00:00
|
|
|
#define CONFIG_SYS_CACHELINE_SIZE 64
|
|
|
|
|
|
|
|
#include <asm/arch/hardware.h>
|
|
|
|
#include <linux/sizes.h>
|
|
|
|
|
2017-06-23 08:11:05 +00:00
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0
|
|
|
|
#define SDRAM_MAX_SIZE 0xff000000
|
2017-05-15 09:51:18 +00:00
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (32 << 20)
|
|
|
|
#define CONFIG_SYS_CBSIZE 1024
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
|
2017-06-22 21:31:55 +00:00
|
|
|
#define COUNTER_FREQUENCY 24000000
|
|
|
|
|
2017-05-15 09:51:18 +00:00
|
|
|
#define CONFIG_SYS_NS16550_MEM32
|
|
|
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x00300000
|
|
|
|
#define CONFIG_SYS_LOAD_ADDR 0x00280000
|
|
|
|
|
2017-07-14 15:52:09 +00:00
|
|
|
#define CONFIG_SPL_MAX_SIZE 0x40000
|
|
|
|
#define CONFIG_SPL_BSS_START_ADDR 0x400000
|
|
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0x20000
|
|
|
|
|
2017-05-15 09:51:18 +00:00
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
|
|
"scriptaddr=0x00500000\0" \
|
|
|
|
"pxefile_addr_r=0x00600000\0" \
|
|
|
|
"fdt_addr_r=0x5600000\0" \
|
|
|
|
"kernel_addr_r=0x280000\0" \
|
|
|
|
"ramdisk_addr_r=0x5bf0000\0"
|
|
|
|
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
2018-05-25 21:45:05 +00:00
|
|
|
"fdtfile=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
|
2017-09-04 12:32:23 +00:00
|
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
2017-05-15 09:51:18 +00:00
|
|
|
BOOTENV
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif
|