2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2016-03-31 18:51:36 +00:00
|
|
|
/*
|
|
|
|
* include/configs/rcar-gen3-common.h
|
|
|
|
* This file is R-Car Gen3 common configuration file.
|
|
|
|
*
|
2017-05-13 13:57:39 +00:00
|
|
|
* Copyright (C) 2015-2017 Renesas Electronics Corporation
|
2016-03-31 18:51:36 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __RCAR_GEN3_COMMON_H
|
|
|
|
#define __RCAR_GEN3_COMMON_H
|
|
|
|
|
2024-02-27 16:05:54 +00:00
|
|
|
#include <asm/arch/renesas.h>
|
2016-03-31 18:51:36 +00:00
|
|
|
|
|
|
|
/* boot option */
|
|
|
|
|
2017-11-28 07:25:21 +00:00
|
|
|
/* Generic Interrupt Controller Definitions */
|
|
|
|
#define GICD_BASE 0xF1010000
|
|
|
|
#define GICC_BASE 0xF1020000
|
|
|
|
|
2016-03-31 18:51:36 +00:00
|
|
|
/* console */
|
2022-11-16 18:10:41 +00:00
|
|
|
#define CFG_SYS_BAUDRATE_TABLE { 115200, 38400 }
|
2016-03-31 18:51:36 +00:00
|
|
|
|
2020-06-14 12:41:07 +00:00
|
|
|
/* PHY needs a longer autoneg timeout */
|
|
|
|
#define PHY_ANEG_TIMEOUT 20000
|
|
|
|
|
2016-03-31 18:51:36 +00:00
|
|
|
/* MEMORY */
|
|
|
|
|
2017-05-13 13:57:39 +00:00
|
|
|
#define DRAM_RSV_SIZE 0x08000000
|
2022-11-16 18:10:37 +00:00
|
|
|
#define CFG_SYS_SDRAM_BASE (0x40000000 + DRAM_RSV_SIZE)
|
|
|
|
#define CFG_SYS_SDRAM_SIZE (0x80000000u - DRAM_RSV_SIZE)
|
2022-12-04 15:04:50 +00:00
|
|
|
#define CFG_MAX_MEM_MAPPED (0x80000000u - DRAM_RSV_SIZE)
|
2016-03-31 18:51:36 +00:00
|
|
|
|
|
|
|
/* ENV setting */
|
|
|
|
|
2022-12-04 15:03:50 +00:00
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
2018-11-26 23:19:03 +00:00
|
|
|
"bootm_size=0x10000000\0"
|
2016-03-31 18:51:36 +00:00
|
|
|
|
|
|
|
#endif /* __RCAR_GEN3_COMMON_H */
|