2016-06-03 13:11:34 +00:00
|
|
|
if TARGET_LS1012AQDS
|
|
|
|
|
|
|
|
config SYS_BOARD
|
|
|
|
default "ls1012aqds"
|
|
|
|
|
|
|
|
config SYS_VENDOR
|
|
|
|
default "freescale"
|
|
|
|
|
|
|
|
config SYS_SOC
|
|
|
|
default "fsl-layerscape"
|
|
|
|
|
|
|
|
config SYS_CONFIG_NAME
|
|
|
|
default "ls1012aqds"
|
|
|
|
|
2018-05-23 05:33:29 +00:00
|
|
|
config SYS_LS_PPA_FW_ADDR
|
|
|
|
hex "PPA Firmware Addr"
|
|
|
|
default 0x40400000
|
2018-03-08 10:00:28 +00:00
|
|
|
|
2018-11-05 18:02:59 +00:00
|
|
|
if CHAIN_OF_TRUST
|
|
|
|
config SYS_LS_PPA_ESBC_ADDR
|
|
|
|
hex "PPA Firmware HDR Addr"
|
|
|
|
default 0x40680000
|
2020-11-05 11:28:12 +00:00
|
|
|
|
|
|
|
config SYS_LS_PFE_ESBC_ADDR
|
|
|
|
hex "PFE Firmware HDR Addr"
|
|
|
|
default 0x40700000
|
|
|
|
|
|
|
|
config SYS_LS_PFE_ESBC_LENGTH
|
|
|
|
hex "length of PFE Firmware HDR"
|
|
|
|
default 0xc00
|
2018-11-05 18:02:59 +00:00
|
|
|
endif
|
|
|
|
|
2018-03-08 10:00:28 +00:00
|
|
|
if FSL_PFE
|
|
|
|
|
|
|
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
|
|
def_bool y
|
|
|
|
select PHYLIB
|
|
|
|
imply PHY_VITESSE
|
|
|
|
imply PHY_REALTEK
|
|
|
|
imply PHY_AQUANTIA
|
|
|
|
imply PHYLIB_10G
|
|
|
|
|
|
|
|
config PFE_RGMII_RESET_WA
|
|
|
|
def_bool y
|
|
|
|
|
|
|
|
config SYS_LS_PFE_FW_ADDR
|
|
|
|
hex "Flash address of PFE firmware"
|
|
|
|
default 0x40a00000
|
|
|
|
|
2020-11-05 11:28:12 +00:00
|
|
|
config SYS_LS_PFE_FW_LENGTH
|
|
|
|
hex "length of PFE firmware"
|
|
|
|
default 0x300000
|
2018-11-05 18:02:59 +00:00
|
|
|
|
2018-03-08 10:00:28 +00:00
|
|
|
config DDR_PFE_PHYS_BASEADDR
|
|
|
|
hex "PFE DDR physical base address"
|
|
|
|
default 0x03800000
|
|
|
|
|
|
|
|
config DDR_PFE_BASEADDR
|
|
|
|
hex "PFE DDR base address"
|
|
|
|
default 0x83800000
|
|
|
|
|
|
|
|
config PFE_EMAC1_PHY_ADDR
|
|
|
|
hex "PFE DDR base address"
|
|
|
|
default 0x1e
|
|
|
|
|
|
|
|
config PFE_EMAC2_PHY_ADDR
|
|
|
|
hex "PFE DDR base address"
|
|
|
|
default 0x1
|
|
|
|
|
|
|
|
config PFE_SGMII_2500_PHY1_ADDR
|
|
|
|
hex "PFE DDR base address"
|
|
|
|
default 0x1
|
|
|
|
|
|
|
|
config PFE_SGMII_2500_PHY2_ADDR
|
|
|
|
hex "PFE DDR base address"
|
|
|
|
default 0x2
|
|
|
|
|
|
|
|
endif
|
|
|
|
|
2016-06-03 13:11:34 +00:00
|
|
|
endif
|