2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2015-03-17 11:55:14 +00:00
|
|
|
/*
|
2019-12-26 10:46:27 +00:00
|
|
|
* Copyright (C) 2015-2016, 2020 Synopsys, Inc. (www.synopsys.com)
|
2015-03-17 11:55:14 +00:00
|
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
|
|
|
|
#include "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
2018-10-02 08:37:25 +00:00
|
|
|
model = "snps,nsim";
|
|
|
|
|
2015-03-17 11:55:14 +00:00
|
|
|
aliases {
|
2019-12-26 10:46:27 +00:00
|
|
|
console = &uart0;
|
2015-03-17 11:55:14 +00:00
|
|
|
};
|
|
|
|
|
2017-03-21 11:49:48 +00:00
|
|
|
cpu_card {
|
|
|
|
core_clk: core_clk {
|
|
|
|
#clock-cells = <0>;
|
|
|
|
compatible = "fixed-clock";
|
|
|
|
clock-frequency = <70000000>;
|
2023-02-13 15:56:33 +00:00
|
|
|
bootph-all;
|
2017-03-21 11:49:48 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2019-12-26 10:46:27 +00:00
|
|
|
uart0: serial@f0000000 {
|
|
|
|
compatible = "snps,dw-apb-uart";
|
|
|
|
reg = <0xf0000000 0x1000>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
reg-io-width = <4>;
|
2017-03-21 11:49:48 +00:00
|
|
|
clock-frequency = <70000000>;
|
2015-03-17 11:55:14 +00:00
|
|
|
};
|
|
|
|
|
2019-12-26 11:47:42 +00:00
|
|
|
virtio0: virtio@f0100000 {
|
|
|
|
compatible = "virtio,mmio";
|
|
|
|
reg = <0xf0100000 0x2000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
virtio1: virtio@f0102000 {
|
|
|
|
compatible = "virtio,mmio";
|
|
|
|
reg = <0xf0102000 0x2000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
virtio2: virtio@f0104000 {
|
|
|
|
compatible = "virtio,mmio";
|
|
|
|
reg = <0xf0104000 0x2000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
virtio3: virtio@f0106000 {
|
|
|
|
compatible = "virtio,mmio";
|
|
|
|
reg = <0xf0106000 0x2000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
virtio4: virtio@f0108000 {
|
|
|
|
compatible = "virtio,mmio";
|
|
|
|
reg = <0xf0108000 0x2000>;
|
|
|
|
};
|
2015-03-17 11:55:14 +00:00
|
|
|
};
|