2023-01-30 14:57:46 +00:00
|
|
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
|
|
/*
|
|
|
|
* Copyright (c) 2022 Edgeble AI Technologies Pvt. Ltd.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "rockchip-u-boot.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
dmc {
|
|
|
|
compatible = "rockchip,rk3588-dmc";
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-all;
|
2023-01-30 14:57:46 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
pmu1_grf: syscon@fd58a000 {
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-all;
|
2023-01-30 14:57:46 +00:00
|
|
|
compatible = "rockchip,rk3588-pmu1-grf", "syscon";
|
|
|
|
reg = <0x0 0xfd58a000 0x0 0x2000>;
|
|
|
|
};
|
2023-01-30 14:57:47 +00:00
|
|
|
|
2023-02-22 22:44:41 +00:00
|
|
|
otp: nvmem@fecc0000 {
|
|
|
|
compatible = "rockchip,rk3588-otp";
|
|
|
|
reg = <0x0 0xfecc0000 0x0 0x400>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
cpu_id: id@7 {
|
|
|
|
reg = <0x07 0x10>;
|
|
|
|
};
|
|
|
|
};
|
2023-01-30 14:57:46 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&xin24m {
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-all;
|
2023-01-30 14:57:46 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&cru {
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-pre-ram;
|
2023-01-30 14:57:46 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&sys_grf {
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-pre-ram;
|
2023-01-30 14:57:46 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2023-04-17 19:07:21 +00:00
|
|
|
&scmi {
|
|
|
|
bootph-pre-ram;
|
|
|
|
};
|
|
|
|
|
|
|
|
&scmi_clk {
|
|
|
|
bootph-pre-ram;
|
|
|
|
};
|
|
|
|
|
|
|
|
&sdmmc {
|
|
|
|
bootph-pre-ram;
|
|
|
|
u-boot,spl-fifo-mode;
|
|
|
|
};
|
|
|
|
|
2023-01-30 14:57:46 +00:00
|
|
|
&uart2 {
|
|
|
|
clock-frequency = <24000000>;
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-pre-ram;
|
2023-01-30 14:57:46 +00:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&ioc {
|
2023-03-27 19:20:19 +00:00
|
|
|
bootph-pre-ram;
|
2023-01-30 14:57:46 +00:00
|
|
|
};
|