2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2011-03-10 21:36:32 +00:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/lib/memset.S
|
|
|
|
*
|
|
|
|
* Copyright (C) 1995-2000 Russell King
|
|
|
|
*
|
|
|
|
* ASM optimised string functions
|
|
|
|
*/
|
2014-12-18 17:10:33 +00:00
|
|
|
#include <linux/linkage.h>
|
2011-03-10 21:36:32 +00:00
|
|
|
#include <asm/assembler.h>
|
|
|
|
|
|
|
|
.text
|
|
|
|
.align 5
|
|
|
|
|
2014-12-18 17:10:33 +00:00
|
|
|
.syntax unified
|
2017-03-18 13:01:44 +00:00
|
|
|
#if CONFIG_IS_ENABLED(SYS_THUMB_BUILD) && !defined(MEMSET_NO_THUMB_BUILD)
|
2014-12-18 17:10:33 +00:00
|
|
|
.thumb
|
|
|
|
.thumb_func
|
|
|
|
#endif
|
|
|
|
ENTRY(memset)
|
2011-03-10 21:36:32 +00:00
|
|
|
ands r3, r0, #3 @ 1 unaligned?
|
2014-12-18 17:10:33 +00:00
|
|
|
mov ip, r0 @ preserve r0 as return value
|
|
|
|
bne 6f @ 1
|
2011-03-10 21:36:32 +00:00
|
|
|
/*
|
2014-12-18 17:10:33 +00:00
|
|
|
* we know that the pointer in ip is aligned to a word boundary.
|
2011-03-10 21:36:32 +00:00
|
|
|
*/
|
2014-12-18 17:10:33 +00:00
|
|
|
1: orr r1, r1, r1, lsl #8
|
2011-03-10 21:36:32 +00:00
|
|
|
orr r1, r1, r1, lsl #16
|
|
|
|
mov r3, r1
|
|
|
|
cmp r2, #16
|
|
|
|
blt 4f
|
|
|
|
|
|
|
|
#if ! CALGN(1)+0
|
|
|
|
|
|
|
|
/*
|
2014-12-18 17:10:33 +00:00
|
|
|
* We need 2 extra registers for this loop - use r8 and the LR
|
2011-03-10 21:36:32 +00:00
|
|
|
*/
|
2014-12-18 17:10:33 +00:00
|
|
|
stmfd sp!, {r8, lr}
|
|
|
|
mov r8, r1
|
2011-03-10 21:36:32 +00:00
|
|
|
mov lr, r1
|
|
|
|
|
|
|
|
2: subs r2, r2, #64
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiage ip!, {r1, r3, r8, lr} @ 64 bytes at a time.
|
|
|
|
stmiage ip!, {r1, r3, r8, lr}
|
|
|
|
stmiage ip!, {r1, r3, r8, lr}
|
|
|
|
stmiage ip!, {r1, r3, r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
bgt 2b
|
2014-12-18 17:10:33 +00:00
|
|
|
ldmfdeq sp!, {r8, pc} @ Now <64 bytes to go.
|
2011-03-10 21:36:32 +00:00
|
|
|
/*
|
|
|
|
* No need to correct the count; we're only testing bits from now on
|
|
|
|
*/
|
|
|
|
tst r2, #32
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiane ip!, {r1, r3, r8, lr}
|
|
|
|
stmiane ip!, {r1, r3, r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
tst r2, #16
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiane ip!, {r1, r3, r8, lr}
|
|
|
|
ldmfd sp!, {r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This version aligns the destination pointer in order to write
|
|
|
|
* whole cache lines at once.
|
|
|
|
*/
|
|
|
|
|
2014-12-18 17:10:33 +00:00
|
|
|
stmfd sp!, {r4-r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
mov r4, r1
|
|
|
|
mov r5, r1
|
|
|
|
mov r6, r1
|
|
|
|
mov r7, r1
|
2014-12-18 17:10:33 +00:00
|
|
|
mov r8, r1
|
2011-03-10 21:36:32 +00:00
|
|
|
mov lr, r1
|
|
|
|
|
|
|
|
cmp r2, #96
|
2014-12-18 17:10:33 +00:00
|
|
|
tstgt ip, #31
|
2011-03-10 21:36:32 +00:00
|
|
|
ble 3f
|
|
|
|
|
2014-12-18 17:10:33 +00:00
|
|
|
and r8, ip, #31
|
|
|
|
rsb r8, r8, #32
|
|
|
|
sub r2, r2, r8
|
|
|
|
movs r8, r8, lsl #(32 - 4)
|
|
|
|
stmiacs ip!, {r4, r5, r6, r7}
|
|
|
|
stmiami ip!, {r4, r5}
|
|
|
|
tst r8, #(1 << 30)
|
|
|
|
mov r8, r1
|
|
|
|
strne r1, [ip], #4
|
2011-03-10 21:36:32 +00:00
|
|
|
|
|
|
|
3: subs r2, r2, #64
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiage ip!, {r1, r3-r8, lr}
|
|
|
|
stmiage ip!, {r1, r3-r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
bgt 3b
|
2014-12-18 17:10:33 +00:00
|
|
|
ldmfdeq sp!, {r4-r8, pc}
|
2011-03-10 21:36:32 +00:00
|
|
|
|
|
|
|
tst r2, #32
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiane ip!, {r1, r3-r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
tst r2, #16
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiane ip!, {r4-r7}
|
|
|
|
ldmfd sp!, {r4-r8, lr}
|
2011-03-10 21:36:32 +00:00
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
4: tst r2, #8
|
2014-12-18 17:10:33 +00:00
|
|
|
stmiane ip!, {r1, r3}
|
2011-03-10 21:36:32 +00:00
|
|
|
tst r2, #4
|
2014-12-18 17:10:33 +00:00
|
|
|
strne r1, [ip], #4
|
2011-03-10 21:36:32 +00:00
|
|
|
/*
|
|
|
|
* When we get here, we've got less than 4 bytes to zero. We
|
|
|
|
* may have an unaligned pointer as well.
|
|
|
|
*/
|
|
|
|
5: tst r2, #2
|
2014-12-18 17:10:33 +00:00
|
|
|
strbne r1, [ip], #1
|
|
|
|
strbne r1, [ip], #1
|
2011-03-10 21:36:32 +00:00
|
|
|
tst r2, #1
|
2014-12-18 17:10:33 +00:00
|
|
|
strbne r1, [ip], #1
|
|
|
|
ret lr
|
|
|
|
|
|
|
|
6: subs r2, r2, #4 @ 1 do we have enough
|
|
|
|
blt 5b @ 1 bytes to align with?
|
|
|
|
cmp r3, #2 @ 1
|
|
|
|
strblt r1, [ip], #1 @ 1
|
|
|
|
strble r1, [ip], #1 @ 1
|
|
|
|
strb r1, [ip], #1 @ 1
|
|
|
|
add r2, r2, r3 @ 1 (r2 = r2 - (4 - r3))
|
|
|
|
b 1b
|
|
|
|
ENDPROC(memset)
|