2018-11-02 10:54:52 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
|
|
|
/*
|
|
|
|
* U-Boot additions
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Altera Corporation <www.altera.com>
|
|
|
|
* Copyright (c) 2018 Simon Goldschmidt
|
|
|
|
*/
|
|
|
|
|
2019-03-01 19:12:29 +00:00
|
|
|
#include "socfpga-common-u-boot.dtsi"
|
|
|
|
|
2018-11-02 10:54:52 +00:00
|
|
|
/{
|
|
|
|
aliases {
|
|
|
|
spi0 = "/soc/spi@ff705000";
|
|
|
|
udc0 = &usb1;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&watchdog0 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
&mmc {
|
|
|
|
u-boot,dm-pre-reloc;
|
|
|
|
};
|
|
|
|
|
|
|
|
&qspi {
|
|
|
|
u-boot,dm-pre-reloc;
|
|
|
|
};
|
|
|
|
|
|
|
|
&flash {
|
2019-02-10 10:16:20 +00:00
|
|
|
compatible = "n25q00", "jedec,spi-nor";
|
2018-11-02 10:54:52 +00:00
|
|
|
u-boot,dm-pre-reloc;
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart0 {
|
|
|
|
clock-frequency = <100000000>;
|
|
|
|
u-boot,dm-pre-reloc;
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart1 {
|
|
|
|
clock-frequency = <100000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&porta {
|
|
|
|
bank-name = "porta";
|
|
|
|
};
|
|
|
|
|
|
|
|
&portb {
|
|
|
|
bank-name = "portb";
|
|
|
|
};
|
|
|
|
|
|
|
|
&portc {
|
|
|
|
bank-name = "portc";
|
|
|
|
};
|