2021-08-07 08:00:35 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
|
/*
|
2021-08-07 08:00:45 +00:00
|
|
|
* Copyright 2021 NXP
|
2021-08-07 08:00:35 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _ASM_ARCH_IMX8ULP_CLOCK_H
|
|
|
|
|
#define _ASM_ARCH_IMX8ULP_CLOCK_H
|
|
|
|
|
|
|
|
|
|
/* Mainly for compatible to imx common code. */
|
|
|
|
|
enum mxc_clock {
|
|
|
|
|
MXC_ARM_CLK = 0,
|
|
|
|
|
MXC_AHB_CLK,
|
|
|
|
|
MXC_IPG_CLK,
|
|
|
|
|
MXC_UART_CLK,
|
|
|
|
|
MXC_CSPI_CLK,
|
|
|
|
|
MXC_AXI_CLK,
|
|
|
|
|
MXC_DDR_CLK,
|
|
|
|
|
MXC_ESDHC_CLK,
|
|
|
|
|
MXC_ESDHC2_CLK,
|
2021-08-07 08:00:45 +00:00
|
|
|
MXC_ESDHC3_CLK,
|
2021-08-07 08:00:35 +00:00
|
|
|
MXC_I2C_CLK,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
u32 mxc_get_clock(enum mxc_clock clk);
|
|
|
|
|
u32 get_lpuart_clk(void);
|
|
|
|
|
#ifdef CONFIG_SYS_I2C_IMX_LPI2C
|
|
|
|
|
int enable_i2c_clk(unsigned char enable, unsigned int i2c_num);
|
|
|
|
|
u32 imx_get_i2cclk(unsigned int i2c_num);
|
|
|
|
|
#endif
|
2021-08-07 08:00:45 +00:00
|
|
|
void enable_usboh3_clk(unsigned char enable);
|
|
|
|
|
int enable_usb_pll(ulong usb_phy_base);
|
2021-08-07 08:00:35 +00:00
|
|
|
#ifdef CONFIG_MXC_OCOTP
|
|
|
|
|
void enable_ocotp_clk(unsigned char enable);
|
|
|
|
|
#endif
|
|
|
|
|
void init_clk_usdhc(u32 index);
|
2021-08-07 08:00:45 +00:00
|
|
|
void init_clk_fspi(int index);
|
|
|
|
|
void init_clk_ddr(void);
|
|
|
|
|
int set_ddr_clk(u32 phy_freq_mhz);
|
2021-08-07 08:00:35 +00:00
|
|
|
void clock_init(void);
|
2021-08-07 08:00:45 +00:00
|
|
|
void cgc1_enet_stamp_sel(u32 clk_src);
|
2021-10-29 01:46:19 +00:00
|
|
|
void mxs_set_lcdclk(u32 base_addr, u32 freq_in_khz);
|
|
|
|
|
void enable_mipi_dsi_clk(unsigned char enable);
|
2021-08-07 08:00:35 +00:00
|
|
|
#endif
|
