u-boot/arch/x86/include/asm/arch-broadwell/cpu.h

/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2016 Google, Inc
 */

#ifndef __asm_arch_cpu_h
#define __asm_arch_cpu_h

/* CPU types */
#define HASWELL_FAMILY_ULT	0x40650
#define BROADWELL_FAMILY_ULT	0x306d0

/* Supported CPUIDs */
#define CPUID_HASWELL_A0	0x306c1
#define CPUID_HASWELL_B0	0x306c2
#define CPUID_HASWELL_C0	0x306c3
#define CPUID_HASWELL_ULT_B0	0x40650
#define CPUID_HASWELL_ULT	0x40651
#define CPUID_HASWELL_HALO	0x40661
#define CPUID_BROADWELL_C0	0x306d2
#define CPUID_BROADWELL_D0	0x306d3
#define CPUID_BROADWELL_E0	0x306d4

#define BROADWELL_FAMILY_ULT	0x306d0

#define CORE_THREAD_COUNT_MSR		0x35

#define MSR_VR_CURRENT_CONFIG		0x601
#define MSR_VR_MISC_CONFIG		0x603
#define MSR_PKG_POWER_SKU		0x614
#define MSR_DDR_RAPL_LIMIT		0x618
#define MSR_VR_MISC_CONFIG2		0x636

/* Latency times in units of 1024ns. */
#define C_STATE_LATENCY_CONTROL_0_LIMIT 0x42
#define C_STATE_LATENCY_CONTROL_1_LIMIT 0x73
#define C_STATE_LATENCY_CONTROL_2_LIMIT 0x91
#define C_STATE_LATENCY_CONTROL_3_LIMIT 0xe4
#define C_STATE_LATENCY_CONTROL_4_LIMIT 0x145
#define C_STATE_LATENCY_CONTROL_5_LIMIT 0x1ef

void cpu_set_power_limits(int power_limit_1_time);

#endif
SPDX: Convert all of our single license tags to Linux Kernel style When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com> 2018-05-06 21:58:06 +00:00			`/* SPDX-License-Identifier: GPL-2.0 */`
x86: Add basic support for broadwell This adds the broadwell architecture, with the CPU driver and some useful header files. Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Bin Meng <bmeng.cn@gmail.com> 2016-03-12 05:07:18 +00:00			`/*`
			`* Copyright (c) 2016 Google, Inc`
			`*/`

			`#ifndef __asm_arch_cpu_h`
			`#define __asm_arch_cpu_h`

			`/* CPU types */`
			`#define HASWELL_FAMILY_ULT 0x40650`
			`#define BROADWELL_FAMILY_ULT 0x306d0`

			`/* Supported CPUIDs */`
			`#define CPUID_HASWELL_A0 0x306c1`
			`#define CPUID_HASWELL_B0 0x306c2`
			`#define CPUID_HASWELL_C0 0x306c3`
			`#define CPUID_HASWELL_ULT_B0 0x40650`
			`#define CPUID_HASWELL_ULT 0x40651`
			`#define CPUID_HASWELL_HALO 0x40661`
			`#define CPUID_BROADWELL_C0 0x306d2`
			`#define CPUID_BROADWELL_D0 0x306d3`
			`#define CPUID_BROADWELL_E0 0x306d4`

			`#define BROADWELL_FAMILY_ULT 0x306d0`

			`#define CORE_THREAD_COUNT_MSR 0x35`

			`#define MSR_VR_CURRENT_CONFIG 0x601`
			`#define MSR_VR_MISC_CONFIG 0x603`
			`#define MSR_PKG_POWER_SKU 0x614`
			`#define MSR_DDR_RAPL_LIMIT 0x618`
			`#define MSR_VR_MISC_CONFIG2 0x636`

			`/* Latency times in units of 1024ns. */`
			`#define C_STATE_LATENCY_CONTROL_0_LIMIT 0x42`
			`#define C_STATE_LATENCY_CONTROL_1_LIMIT 0x73`
			`#define C_STATE_LATENCY_CONTROL_2_LIMIT 0x91`
			`#define C_STATE_LATENCY_CONTROL_3_LIMIT 0xe4`
			`#define C_STATE_LATENCY_CONTROL_4_LIMIT 0x145`
			`#define C_STATE_LATENCY_CONTROL_5_LIMIT 0x1ef`

			`void cpu_set_power_limits(int power_limit_1_time);`

			`#endif`