2018-05-06 21:58:06 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+
|
2016-02-29 12:33:22 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2016 NXP Semiconductors
|
|
|
|
* Author: Fabio Estevam <fabio.estevam@nxp.com>
|
|
|
|
*/
|
|
|
|
|
2019-11-14 19:57:46 +00:00
|
|
|
#include <init.h>
|
2020-05-10 17:39:56 +00:00
|
|
|
#include <net.h>
|
2016-02-29 12:33:22 +00:00
|
|
|
#include <asm/arch/clock.h>
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
#include <asm/arch/mx7-pins.h>
|
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
#include <asm/gpio.h>
|
2018-04-24 17:46:33 +00:00
|
|
|
#include <asm/mach-imx/hab.h>
|
2017-06-29 08:16:06 +00:00
|
|
|
#include <asm/mach-imx/iomux-v3.h>
|
2016-02-29 12:33:22 +00:00
|
|
|
#include <asm/io.h>
|
|
|
|
#include <common.h>
|
2019-08-01 15:46:47 +00:00
|
|
|
#include <env.h>
|
2016-02-29 12:33:22 +00:00
|
|
|
#include <asm/arch/crm_regs.h>
|
2016-12-16 21:08:10 +00:00
|
|
|
#include <netdev.h>
|
2016-08-19 13:21:36 +00:00
|
|
|
#include <power/pmic.h>
|
|
|
|
#include <power/pfuze3000_pmic.h>
|
|
|
|
#include "../freescale/common/pfuze.h"
|
2018-03-26 14:27:34 +00:00
|
|
|
#include <asm/setup.h>
|
|
|
|
#include <asm/bootm.h>
|
2016-02-29 12:33:22 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
|
|
|
#define UART_PAD_CTRL (PAD_CTL_DSE_3P3V_49OHM | PAD_CTL_PUS_PU100KOHM | \
|
|
|
|
PAD_CTL_HYS)
|
|
|
|
|
|
|
|
int dram_init(void)
|
|
|
|
{
|
|
|
|
gd->ram_size = PHYS_SDRAM_SIZE;
|
|
|
|
|
2018-04-24 17:46:35 +00:00
|
|
|
/* Subtract the defined OPTEE runtime firmware length */
|
|
|
|
#ifdef CONFIG_OPTEE_TZDRAM_SIZE
|
|
|
|
gd->ram_size -= CONFIG_OPTEE_TZDRAM_SIZE;
|
|
|
|
#endif
|
|
|
|
|
2016-02-29 12:33:22 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-06-10 17:45:28 +00:00
|
|
|
static iomux_v3_cfg_t const wdog_pads[] = {
|
|
|
|
MX7D_PAD_GPIO1_IO00__WDOG1_WDOG_B | MUX_PAD_CTRL(NO_PAD_CTRL),
|
|
|
|
};
|
|
|
|
|
2016-02-29 12:33:22 +00:00
|
|
|
static iomux_v3_cfg_t const uart1_pads[] = {
|
|
|
|
MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
|
|
|
MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void setup_iomux_uart(void)
|
|
|
|
{
|
|
|
|
imx_iomux_v3_setup_multiple_pads(uart1_pads, ARRAY_SIZE(uart1_pads));
|
|
|
|
};
|
|
|
|
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
setup_iomux_uart();
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2019-01-18 17:40:14 +00:00
|
|
|
#ifdef CONFIG_DM_PMIC
|
2016-08-19 13:21:36 +00:00
|
|
|
int power_init_board(void)
|
|
|
|
{
|
2019-01-18 17:40:14 +00:00
|
|
|
struct udevice *dev;
|
|
|
|
int ret, dev_id, rev_id;
|
2016-08-19 13:21:36 +00:00
|
|
|
|
2020-01-29 21:05:58 +00:00
|
|
|
ret = pmic_get("pfuze3000@8", &dev);
|
2019-01-18 17:40:14 +00:00
|
|
|
if (ret == -ENODEV)
|
|
|
|
return 0;
|
|
|
|
if (ret != 0)
|
2016-08-19 13:21:36 +00:00
|
|
|
return ret;
|
|
|
|
|
2019-01-18 17:40:14 +00:00
|
|
|
dev_id = pmic_reg_read(dev, PFUZE3000_DEVICEID);
|
|
|
|
rev_id = pmic_reg_read(dev, PFUZE3000_REVID);
|
|
|
|
printf("PMIC: PFUZE3000 DEV_ID=0x%x REV_ID=0x%x\n", dev_id, rev_id);
|
2016-08-19 13:21:36 +00:00
|
|
|
|
|
|
|
/* disable Low Power Mode during standby mode */
|
2019-02-14 13:37:51 +00:00
|
|
|
pmic_reg_write(dev, PFUZE3000_LDOGCTL, 1);
|
2016-08-19 13:21:36 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2020-06-26 06:13:33 +00:00
|
|
|
int board_eth_init(struct bd_info *bis)
|
2016-12-16 21:08:10 +00:00
|
|
|
{
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
#ifdef CONFIG_USB_ETHER
|
|
|
|
ret = usb_eth_initialize(bis);
|
|
|
|
if (ret < 0)
|
|
|
|
printf("Error %d registering USB ether.\n", ret);
|
|
|
|
#endif
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2016-02-29 12:33:22 +00:00
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
/* address of boot parameters */
|
|
|
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int checkboard(void)
|
|
|
|
{
|
2016-08-26 00:07:20 +00:00
|
|
|
char *mode;
|
|
|
|
|
|
|
|
if (IS_ENABLED(CONFIG_ARMV7_BOOT_SEC_DEFAULT))
|
|
|
|
mode = "secure";
|
|
|
|
else
|
|
|
|
mode = "non-secure";
|
|
|
|
|
2018-04-24 17:46:36 +00:00
|
|
|
#ifdef CONFIG_OPTEE_TZDRAM_SIZE
|
|
|
|
unsigned long optee_start, optee_end;
|
|
|
|
|
|
|
|
optee_end = PHYS_SDRAM + PHYS_SDRAM_SIZE;
|
|
|
|
optee_start = optee_end - CONFIG_OPTEE_TZDRAM_SIZE;
|
|
|
|
|
|
|
|
printf("Board: WARP7 in %s mode OPTEE DRAM 0x%08lx-0x%08lx\n",
|
|
|
|
mode, optee_start, optee_end);
|
|
|
|
#else
|
2016-08-26 00:07:20 +00:00
|
|
|
printf("Board: WARP7 in %s mode\n", mode);
|
2018-04-24 17:46:36 +00:00
|
|
|
#endif
|
2016-02-29 12:33:22 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-06-10 17:45:28 +00:00
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
|
2018-03-26 14:27:34 +00:00
|
|
|
#ifdef CONFIG_SERIAL_TAG
|
|
|
|
struct tag_serialnr serialnr;
|
|
|
|
char serial_string[0x20];
|
|
|
|
#endif
|
2016-06-10 17:45:28 +00:00
|
|
|
|
|
|
|
imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
|
|
|
|
|
|
|
|
set_wdog_reset(wdog);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Do not assert internal WDOG_RESET_B_DEB(controlled by bit 4),
|
|
|
|
* since we use PMIC_PWRON to reset the board.
|
|
|
|
*/
|
|
|
|
clrsetbits_le16(&wdog->wcr, 0, 0x10);
|
|
|
|
|
2019-09-20 06:47:53 +00:00
|
|
|
#ifdef CONFIG_IMX_HAB
|
2018-04-24 17:46:33 +00:00
|
|
|
/* Determine HAB state */
|
|
|
|
env_set_ulong(HAB_ENABLED_ENVNAME, imx_hab_is_enabled());
|
|
|
|
#else
|
|
|
|
env_set_ulong(HAB_ENABLED_ENVNAME, 0);
|
|
|
|
#endif
|
|
|
|
|
2018-03-26 14:27:34 +00:00
|
|
|
#ifdef CONFIG_SERIAL_TAG
|
|
|
|
/* Set serial# standard environment variable based on OTP settings */
|
|
|
|
get_board_serial(&serialnr);
|
|
|
|
snprintf(serial_string, sizeof(serial_string), "WaRP7-0x%08x%08x",
|
|
|
|
serialnr.low, serialnr.high);
|
|
|
|
env_set("serial#", serial_string);
|
|
|
|
#endif
|
|
|
|
|
2016-06-10 17:45:28 +00:00
|
|
|
return 0;
|
|
|
|
}
|