2008-02-05 00:26:55 +00:00
|
|
|
/* DO NOT EDIT THIS FILE
|
|
|
|
|
* Automatically generated by generate-def-headers.xsl
|
|
|
|
|
* DO NOT EDIT THIS FILE
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __BFIN_DEF_ADSP_BF522_proc__
|
|
|
|
|
#define __BFIN_DEF_ADSP_BF522_proc__
|
|
|
|
|
|
|
|
|
|
#include "../mach-common/ADSP-EDN-core_def.h"
|
|
|
|
|
|
|
|
|
|
#define PLL_CTL 0xFFC00000 /* PLL Control Register */
|
|
|
|
|
#define PLL_DIV 0xFFC00004 /* PLL Divide Register */
|
|
|
|
|
#define VR_CTL 0xFFC00008 /* Voltage Regulator Control Register */
|
|
|
|
|
#define PLL_STAT 0xFFC0000C /* PLL Status Register */
|
|
|
|
|
#define PLL_LOCKCNT 0xFFC00010 /* PLL Lock Count Register */
|
|
|
|
|
#define CHIPID 0xFFC00014
|
|
|
|
|
#define SWRST 0xFFC00100 /* Software Reset Register */
|
|
|
|
|
#define SYSCR 0xFFC00104 /* System Configuration register */
|
2010-12-24 23:28:27 +00:00
|
|
|
#define SIC_RVECT 0xFFC00108 /* Interrupt Reset Vector Address Register */
|
|
|
|
|
#define SIC_IMASK0 0xFFC0010C /* Interrupt Mask Register */
|
|
|
|
|
#define SIC_IAR0 0xFFC00110 /* Interrupt Assignment Register 0 */
|
|
|
|
|
#define SIC_IAR1 0xFFC00114 /* Interrupt Assignment Register 1 */
|
|
|
|
|
#define SIC_IAR2 0xFFC00118 /* Interrupt Assignment Register 2 */
|
|
|
|
|
#define SIC_IAR3 0xFFC0011C /* Interrupt Assignment Register 3 */
|
|
|
|
|
#define SIC_ISR0 0xFFC00120 /* Interrupt Status Register */
|
|
|
|
|
#define SIC_IWR0 0xFFC00124 /* Interrupt Wakeup Register */
|
|
|
|
|
#define SIC_IMASK1 0xFFC0014C /* Interrupt Mask register of SIC2 */
|
|
|
|
|
#define SIC_IAR4 0xFFC00150 /* Interrupt Assignment register4 */
|
|
|
|
|
#define SIC_IAR5 0xFFC00154 /* Interrupt Assignment register5 */
|
|
|
|
|
#define SIC_IAR6 0xFFC00158 /* Interrupt Assignment register6 */
|
|
|
|
|
#define SIC_IAR7 0xFFC0015C /* Interrupt Assignment register7 */
|
|
|
|
|
#define SIC_ISR1 0xFFC00160 /* Interrupt Status register */
|
|
|
|
|
#define SIC_IWR1 0xFFC00164 /* Interrupt Wakeup register */
|
|
|
|
|
#define WDOG_CTL 0xFFC00200 /* Watchdog Control Register */
|
|
|
|
|
#define WDOG_CNT 0xFFC00204 /* Watchdog Count Register */
|
|
|
|
|
#define WDOG_STAT 0xFFC00208 /* Watchdog Status Register */
|
|
|
|
|
#define RTC_STAT 0xFFC00300 /* RTC Status Register */
|
|
|
|
|
#define RTC_ICTL 0xFFC00304 /* RTC Interrupt Control Register */
|
|
|
|
|
#define RTC_ISTAT 0xFFC00308 /* RTC Interrupt Status Register */
|
|
|
|
|
#define RTC_SWCNT 0xFFC0030C /* RTC Stopwatch Count Register */
|
|
|
|
|
#define RTC_ALARM 0xFFC00310 /* RTC Alarm Time Register */
|
|
|
|
|
#define RTC_PREN 0xFFC00314 /* RTC Prescaler Enable Register */
|
|
|
|
|
#define UART0_THR 0xFFC00400 /* Transmit Holding register */
|
|
|
|
|
#define UART0_RBR 0xFFC00400 /* Receive Buffer register */
|
|
|
|
|
#define UART0_DLL 0xFFC00400 /* Divisor Latch (Low-Byte) */
|
|
|
|
|
#define UART0_IER 0xFFC00404 /* Interrupt Enable Register */
|
|
|
|
|
#define UART0_DLH 0xFFC00404 /* Divisor Latch (High-Byte) */
|
|
|
|
|
#define UART0_IIR 0xFFC00408 /* Interrupt Identification Register */
|
|
|
|
|
#define UART0_LCR 0xFFC0040C /* Line Control Register */
|
|
|
|
|
#define UART0_MCR 0xFFC00410 /* Modem Control Register */
|
|
|
|
|
#define UART0_LSR 0xFFC00414 /* Line Status Register */
|
|
|
|
|
#define UART0_MSR 0xFFC00418 /* Modem Status Register */
|
|
|
|
|
#define UART0_SCR 0xFFC0041C /* SCR Scratch Register */
|
|
|
|
|
#define UART0_GCTL 0xFFC00424 /* Global Control Register */
|
|
|
|
|
#define SPI_CTL 0xFFC00500 /* SPI Control Register */
|
|
|
|
|
#define SPI_FLG 0xFFC00504 /* SPI Flag register */
|
|
|
|
|
#define SPI_STAT 0xFFC00508 /* SPI Status register */
|
|
|
|
|
#define SPI_TDBR 0xFFC0050C /* SPI Transmit Data Buffer Register */
|
|
|
|
|
#define SPI_RDBR 0xFFC00510 /* SPI Receive Data Buffer Register */
|
|
|
|
|
#define SPI_BAUD 0xFFC00514 /* SPI Baud rate Register */
|
|
|
|
|
#define SPI_SHADOW 0xFFC00518 /* SPI_RDBR Shadow Register */
|
|
|
|
|
#define TIMER0_CONFIG 0xFFC00600 /* Timer 0 Configuration Register */
|
|
|
|
|
#define TIMER0_COUNTER 0xFFC00604 /* Timer 0 Counter Register */
|
|
|
|
|
#define TIMER0_PERIOD 0xFFC00608 /* Timer 0 Period Register */
|
|
|
|
|
#define TIMER0_WIDTH 0xFFC0060C /* Timer 0 Width Register */
|
|
|
|
|
#define TIMER1_CONFIG 0xFFC00610 /* Timer 1 Configuration Register */
|
|
|
|
|
#define TIMER1_COUNTER 0xFFC00614 /* Timer 1 Counter Register */
|
|
|
|
|
#define TIMER1_PERIOD 0xFFC00618 /* Timer 1 Period Register */
|
|
|
|
|
#define TIMER1_WIDTH 0xFFC0061C /* Timer 1 Width Register */
|
|
|
|
|
#define TIMER2_CONFIG 0xFFC00620 /* Timer 2 Configuration Register */
|
|
|
|
|
#define TIMER2_COUNTER 0xFFC00624 /* Timer 2 Counter Register */
|
|
|
|
|
#define TIMER2_PERIOD 0xFFC00628 /* Timer 2 Period Register */
|
|
|
|
|
#define TIMER2_WIDTH 0xFFC0062C /* Timer 2 Width Register */
|
|
|
|
|
#define TIMER3_CONFIG 0xFFC00630 /* Timer 3 Configuration Register */
|
|
|
|
|
#define TIMER3_COUNTER 0xFFC00634 /* Timer 3 Counter Register */
|
|
|
|
|
#define TIMER3_PERIOD 0xFFC00638 /* Timer 3 Period Register */
|
|
|
|
|
#define TIMER3_WIDTH 0xFFC0063C /* Timer 3 Width Register */
|
|
|
|
|
#define TIMER4_CONFIG 0xFFC00640 /* Timer 4 Configuration Register */
|
|
|
|
|
#define TIMER4_COUNTER 0xFFC00644 /* Timer 4 Counter Register */
|
|
|
|
|
#define TIMER4_PERIOD 0xFFC00648 /* Timer 4 Period Register */
|
|
|
|
|
#define TIMER4_WIDTH 0xFFC0064C /* Timer 4 Width Register */
|
|
|
|
|
#define TIMER5_CONFIG 0xFFC00650 /* Timer 5 Configuration Register */
|
|
|
|
|
#define TIMER5_COUNTER 0xFFC00654 /* Timer 5 Counter Register */
|
|
|
|
|
#define TIMER5_PERIOD 0xFFC00658 /* Timer 5 Period Register */
|
|
|
|
|
#define TIMER5_WIDTH 0xFFC0065C /* Timer 5 Width Register */
|
|
|
|
|
#define TIMER6_CONFIG 0xFFC00660 /* Timer 6 Configuration Register */
|
|
|
|
|
#define TIMER6_COUNTER 0xFFC00664 /* Timer 6 Counter Register */
|
|
|
|
|
#define TIMER6_PERIOD 0xFFC00668 /* Timer 6 Period Register */
|
|
|
|
|
#define TIMER6_WIDTH 0xFFC0066C /* Timer 6 Width Register\n */
|
|
|
|
|
#define TIMER7_CONFIG 0xFFC00670 /* Timer 7 Configuration Register */
|
|
|
|
|
#define TIMER7_COUNTER 0xFFC00674 /* Timer 7 Counter Register */
|
|
|
|
|
#define TIMER7_PERIOD 0xFFC00678 /* Timer 7 Period Register */
|
|
|
|
|
#define TIMER7_WIDTH 0xFFC0067C /* Timer 7 Width Register */
|
|
|
|
|
#define TIMER_ENABLE 0xFFC00680 /* Timer Enable Register */
|
|
|
|
|
#define TIMER_DISABLE 0xFFC00684 /* Timer Disable Register */
|
|
|
|
|
#define TIMER_STATUS 0xFFC00688 /* Timer Status Register */
|
|
|
|
|
#define PORTFIO 0xFFC00700 /* Port F I/O Pin State Specify Register */
|
|
|
|
|
#define PORTFIO_CLEAR 0xFFC00704 /* Port F I/O Peripheral Interrupt Clear Register */
|
|
|
|
|
#define PORTFIO_SET 0xFFC00708 /* Port F I/O Peripheral Interrupt Set Register */
|
|
|
|
|
#define PORTFIO_TOGGLE 0xFFC0070C /* Port F I/O Pin State Toggle Register */
|
|
|
|
|
#define PORTFIO_MASKA 0xFFC00710 /* Port F I/O Mask State Specify Interrupt A Register */
|
|
|
|
|
#define PORTFIO_MASKA_CLEAR 0xFFC00714 /* Port F I/O Mask Disable Interrupt A Register */
|
|
|
|
|
#define PORTFIO_MASKA_SET 0xFFC00718 /* Port F I/O Mask Enable Interrupt A Register */
|
|
|
|
|
#define PORTFIO_MASKA_TOGGLE 0xFFC0071C /* Port F I/O Mask Toggle Enable Interrupt A Register */
|
|
|
|
|
#define PORTFIO_MASKB 0xFFC00720 /* Port F I/O Mask State Specify Interrupt B Register */
|
|
|
|
|
#define PORTFIO_MASKB_CLEAR 0xFFC00724 /* Port F I/O Mask Disable Interrupt B Register */
|
|
|
|
|
#define PORTFIO_MASKB_SET 0xFFC00728 /* Port F I/O Mask Enable Interrupt B Register */
|
|
|
|
|
#define PORTFIO_MASKB_TOGGLE 0xFFC0072C /* Port F I/O Mask Toggle Enable Interrupt B Register */
|
|
|
|
|
#define PORTFIO_DIR 0xFFC00730 /* Port F I/O Direction Register */
|
|
|
|
|
#define PORTFIO_POLAR 0xFFC00734 /* Port F I/O Source Polarity Register */
|
|
|
|
|
#define PORTFIO_EDGE 0xFFC00738 /* Port F I/O Source Sensitivity Register */
|
|
|
|
|
#define PORTFIO_BOTH 0xFFC0073C /* Port F I/O Set on BOTH Edges Register */
|
|
|
|
|
#define PORTFIO_INEN 0xFFC00740 /* Port F I/O Input Enable Register */
|
|
|
|
|
#define SPORT0_TCR1 0xFFC00800 /* SPORT0 Transmit Configuration 1 Register */
|
|
|
|
|
#define SPORT0_TCR2 0xFFC00804 /* SPORT0 Transmit Configuration 2 Register */
|
|
|
|
|
#define SPORT0_TCLKDIV 0xFFC00808 /* SPORT0 Transmit Clock Divider */
|
|
|
|
|
#define SPORT0_TFSDIV 0xFFC0080C /* SPORT0 Transmit Frame Sync Divider */
|
|
|
|
|
#define SPORT0_TX 0xFFC00810 /* SPORT0 TX Data Register */
|
|
|
|
|
#define SPORT0_RX 0xFFC00818 /* SPORT0 RX Data Register */
|
|
|
|
|
#define SPORT0_RCR1 0xFFC00820 /* SPORT0 Transmit Configuration 1 Register */
|
|
|
|
|
#define SPORT0_RCR2 0xFFC00824 /* SPORT0 Transmit Configuration 2 Register */
|
|
|
|
|
#define SPORT0_RCLKDIV 0xFFC00828 /* SPORT0 Receive Clock Divider */
|
|
|
|
|
#define SPORT0_RFSDIV 0xFFC0082C /* SPORT0 Receive Frame Sync Divider */
|
|
|
|
|
#define SPORT0_STAT 0xFFC00830 /* SPORT0 Status Register */
|
|
|
|
|
#define SPORT0_CHNL 0xFFC00834 /* SPORT0 Current Channel Register */
|
|
|
|
|
#define SPORT0_MCMC1 0xFFC00838 /* SPORT0 Multi-Channel Configuration Register 1 */
|
|
|
|
|
#define SPORT0_MCMC2 0xFFC0083C /* SPORT0 Multi-Channel Configuration Register 2 */
|
|
|
|
|
#define SPORT0_MTCS0 0xFFC00840 /* SPORT0 Multi-Channel Transmit Select Register 0 */
|
|
|
|
|
#define SPORT0_MTCS1 0xFFC00844 /* SPORT0 Multi-Channel Transmit Select Register 1 */
|
|
|
|
|
#define SPORT0_MTCS2 0xFFC00848 /* SPORT0 Multi-Channel Transmit Select Register 2 */
|
|
|
|
|
#define SPORT0_MTCS3 0xFFC0084C /* SPORT0 Multi-Channel Transmit Select Register 3 */
|
|
|
|
|
#define SPORT0_MRCS0 0xFFC00850 /* SPORT0 Multi-Channel Receive Select Register 0 */
|
|
|
|
|
#define SPORT0_MRCS1 0xFFC00854 /* SPORT0 Multi-Channel Receive Select Register 1 */
|
|
|
|
|
#define SPORT0_MRCS2 0xFFC00858 /* SPORT0 Multi-Channel Receive Select Register 2 */
|
|
|
|
|
#define SPORT0_MRCS3 0xFFC0085C /* SPORT0 Multi-Channel Receive Select Register 3 */
|
|
|
|
|
#define SPORT1_TCR1 0xFFC00900 /* SPORT1 Transmit Configuration 1 Register */
|
|
|
|
|
#define SPORT1_TCR2 0xFFC00904 /* SPORT1 Transmit Configuration 2 Register */
|
|
|
|
|
#define SPORT1_TCLKDIV 0xFFC00908 /* SPORT1 Transmit Clock Divider */
|
|
|
|
|
#define SPORT1_TFSDIV 0xFFC0090C /* SPORT1 Transmit Frame Sync Divider */
|
|
|
|
|
#define SPORT1_TX 0xFFC00910 /* SPORT1 TX Data Register */
|
|
|
|
|
#define SPORT1_RX 0xFFC00918 /* SPORT1 RX Data Register */
|
|
|
|
|
#define SPORT1_RCR1 0xFFC00920 /* SPORT1 Transmit Configuration 1 Register */
|
|
|
|
|
#define SPORT1_RCR2 0xFFC00924 /* SPORT1 Transmit Configuration 2 Register */
|
|
|
|
|
#define SPORT1_RCLKDIV 0xFFC00928 /* SPORT1 Receive Clock Divider */
|
|
|
|
|
#define SPORT1_RFSDIV 0xFFC0092C /* SPORT1 Receive Frame Sync Divider */
|
|
|
|
|
#define SPORT1_STAT 0xFFC00930 /* SPORT1 Status Register */
|
|
|
|
|
#define SPORT1_CHNL 0xFFC00934 /* SPORT1 Current Channel Register */
|
|
|
|
|
#define SPORT1_MCMC1 0xFFC00938 /* SPORT1 Multi-Channel Configuration Register 1 */
|
|
|
|
|
#define SPORT1_MCMC2 0xFFC0093C /* SPORT1 Multi-Channel Configuration Register 2 */
|
|
|
|
|
#define SPORT1_MTCS0 0xFFC00940 /* SPORT1 Multi-Channel Transmit Select Register 0 */
|
|
|
|
|
#define SPORT1_MTCS1 0xFFC00944 /* SPORT1 Multi-Channel Transmit Select Register 1 */
|
|
|
|
|
#define SPORT1_MTCS2 0xFFC00948 /* SPORT1 Multi-Channel Transmit Select Register 2 */
|
|
|
|
|
#define SPORT1_MTCS3 0xFFC0094C /* SPORT1 Multi-Channel Transmit Select Register 3 */
|
|
|
|
|
#define SPORT1_MRCS0 0xFFC00950 /* SPORT1 Multi-Channel Receive Select Register 0 */
|
|
|
|
|
#define SPORT1_MRCS1 0xFFC00954 /* SPORT1 Multi-Channel Receive Select Register 1 */
|
|
|
|
|
#define SPORT1_MRCS2 0xFFC00958 /* SPORT1 Multi-Channel Receive Select Register 2 */
|
|
|
|
|
#define SPORT1_MRCS3 0xFFC0095C /* SPORT1 Multi-Channel Receive Select Register 3 */
|
|
|
|
|
#define EBIU_AMGCTL 0xFFC00A00 /* Asynchronous Memory Global Control Register */
|
|
|
|
|
#define EBIU_AMBCTL0 0xFFC00A04 /* Asynchronous Memory Bank Control Register 0 */
|
|
|
|
|
#define EBIU_AMBCTL1 0xFFC00A08 /* Asynchronous Memory Bank Control Register 1 */
|
|
|
|
|
#define EBIU_SDGCTL 0xFFC00A10 /* SDRAM Global Control Register */
|
|
|
|
|
#define EBIU_SDBCTL 0xFFC00A14 /* SDRAM Bank Control Register */
|
|
|
|
|
#define EBIU_SDRRC 0xFFC00A18 /* SDRAM Refresh Rate Control Register */
|
|
|
|
|
#define EBIU_SDSTAT 0xFFC00A1C /* SDRAM Status Register */
|
|
|
|
|
#define DMA0_NEXT_DESC_PTR 0xFFC00C00 /* DMA Channel 0 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA0_START_ADDR 0xFFC00C04 /* DMA Channel 0 Start Address Register */
|
|
|
|
|
#define DMA0_CONFIG 0xFFC00C08 /* DMA Channel 0 Configuration Register */
|
|
|
|
|
#define DMA0_X_COUNT 0xFFC00C10 /* DMA Channel 0 X Count Register */
|
|
|
|
|
#define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */
|
|
|
|
|
#define DMA0_Y_COUNT 0xFFC00C18 /* DMA Channel 0 Y Count Register */
|
|
|
|
|
#define DMA0_Y_MODIFY 0xFFC00C1C /* DMA Channel 0 Y Modify Register */
|
|
|
|
|
#define DMA0_CURR_DESC_PTR 0xFFC00C20 /* DMA Channel 0 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA0_CURR_ADDR 0xFFC00C24 /* DMA Channel 0 Current Address Register */
|
|
|
|
|
#define DMA0_IRQ_STATUS 0xFFC00C28 /* DMA Channel 0 Interrupt/Status Register */
|
|
|
|
|
#define DMA0_PERIPHERAL_MAP 0xFFC00C2C /* DMA Channel 0 Peripheral Map Register */
|
|
|
|
|
#define DMA0_CURR_X_COUNT 0xFFC00C30 /* DMA Channel 0 Current X Count Register */
|
|
|
|
|
#define DMA0_CURR_Y_COUNT 0xFFC00C38 /* DMA Channel 0 Current Y Count Register */
|
|
|
|
|
#define DMA1_NEXT_DESC_PTR 0xFFC00C40 /* DMA Channel 1 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA1_START_ADDR 0xFFC00C44 /* DMA Channel 1 Start Address Register */
|
|
|
|
|
#define DMA1_CONFIG 0xFFC00C48 /* DMA Channel 1 Configuration Register */
|
|
|
|
|
#define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */
|
|
|
|
|
#define DMA1_X_MODIFY 0xFFC00C54 /* DMA Channel 1 X Modify Register */
|
|
|
|
|
#define DMA1_Y_COUNT 0xFFC00C58 /* DMA Channel 1 Y Count Register */
|
|
|
|
|
#define DMA1_Y_MODIFY 0xFFC00C5C /* DMA Channel 1 Y Modify Register */
|
|
|
|
|
#define DMA1_CURR_DESC_PTR 0xFFC00C60 /* DMA Channel 1 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA1_CURR_ADDR 0xFFC00C64 /* DMA Channel 1 Current Address Register */
|
|
|
|
|
#define DMA1_IRQ_STATUS 0xFFC00C68 /* DMA Channel 1 Interrupt/Status Register */
|
|
|
|
|
#define DMA1_PERIPHERAL_MAP 0xFFC00C6C /* DMA Channel 1 Peripheral Map Register */
|
|
|
|
|
#define DMA1_CURR_X_COUNT 0xFFC00C70 /* DMA Channel 1 Current X Count Register */
|
|
|
|
|
#define DMA1_CURR_Y_COUNT 0xFFC00C78 /* DMA Channel 1 Current Y Count Register */
|
|
|
|
|
#define DMA2_NEXT_DESC_PTR 0xFFC00C80 /* DMA Channel 2 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA2_START_ADDR 0xFFC00C84 /* DMA Channel 2 Start Address Register */
|
|
|
|
|
#define DMA2_CONFIG 0xFFC00C88 /* DMA Channel 2 Configuration Register */
|
|
|
|
|
#define DMA2_X_COUNT 0xFFC00C90 /* DMA Channel 2 X Count Register */
|
|
|
|
|
#define DMA2_X_MODIFY 0xFFC00C94 /* DMA Channel 2 X Modify Register */
|
|
|
|
|
#define DMA2_Y_COUNT 0xFFC00C98 /* DMA Channel 2 Y Count Register */
|
|
|
|
|
#define DMA2_Y_MODIFY 0xFFC00C9C /* DMA Channel 2 Y Modify Register */
|
|
|
|
|
#define DMA2_CURR_DESC_PTR 0xFFC00CA0 /* DMA Channel 2 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA2_CURR_ADDR 0xFFC00CA4 /* DMA Channel 2 Current Address Register */
|
|
|
|
|
#define DMA2_IRQ_STATUS 0xFFC00CA8 /* DMA Channel 2 Interrupt/Status Register */
|
|
|
|
|
#define DMA2_PERIPHERAL_MAP 0xFFC00CAC /* DMA Channel 2 Peripheral Map Register */
|
|
|
|
|
#define DMA2_CURR_X_COUNT 0xFFC00CB0 /* DMA Channel 2 Current X Count Register */
|
|
|
|
|
#define DMA2_CURR_Y_COUNT 0xFFC00CB8 /* DMA Channel 2 Current Y Count Register */
|
|
|
|
|
#define DMA3_NEXT_DESC_PTR 0xFFC00CC0 /* DMA Channel 3 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA3_START_ADDR 0xFFC00CC4 /* DMA Channel 3 Start Address Register */
|
|
|
|
|
#define DMA3_CONFIG 0xFFC00CC8 /* DMA Channel 3 Configuration Register */
|
|
|
|
|
#define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */
|
|
|
|
|
#define DMA3_X_MODIFY 0xFFC00CD4 /* DMA Channel 3 X Modify Register */
|
|
|
|
|
#define DMA3_Y_COUNT 0xFFC00CD8 /* DMA Channel 3 Y Count Register */
|
|
|
|
|
#define DMA3_Y_MODIFY 0xFFC00CDC /* DMA Channel 3 Y Modify Register */
|
|
|
|
|
#define DMA3_CURR_DESC_PTR 0xFFC00CE0 /* DMA Channel 3 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA3_CURR_ADDR 0xFFC00CE4 /* DMA Channel 3 Current Address Register */
|
|
|
|
|
#define DMA3_IRQ_STATUS 0xFFC00CE8 /* DMA Channel 3 Interrupt/Status Register */
|
|
|
|
|
#define DMA3_PERIPHERAL_MAP 0xFFC00CEC /* DMA Channel 3 Peripheral Map Register */
|
|
|
|
|
#define DMA3_CURR_X_COUNT 0xFFC00CF0 /* DMA Channel 3 Current X Count Register */
|
|
|
|
|
#define DMA3_CURR_Y_COUNT 0xFFC00CF8 /* DMA Channel 3 Current Y Count Register */
|
|
|
|
|
#define DMA4_NEXT_DESC_PTR 0xFFC00D00 /* DMA Channel 4 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA4_START_ADDR 0xFFC00D04 /* DMA Channel 4 Start Address Register */
|
|
|
|
|
#define DMA4_CONFIG 0xFFC00D08 /* DMA Channel 4 Configuration Register */
|
|
|
|
|
#define DMA4_X_COUNT 0xFFC00D10 /* DMA Channel 4 X Count Register */
|
|
|
|
|
#define DMA4_X_MODIFY 0xFFC00D14 /* DMA Channel 4 X Modify Register */
|
|
|
|
|
#define DMA4_Y_COUNT 0xFFC00D18 /* DMA Channel 4 Y Count Register */
|
|
|
|
|
#define DMA4_Y_MODIFY 0xFFC00D1C /* DMA Channel 4 Y Modify Register */
|
|
|
|
|
#define DMA4_CURR_DESC_PTR 0xFFC00D20 /* DMA Channel 4 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA4_CURR_ADDR 0xFFC00D24 /* DMA Channel 4 Current Address Register */
|
|
|
|
|
#define DMA4_IRQ_STATUS 0xFFC00D28 /* DMA Channel 4 Interrupt/Status Register */
|
|
|
|
|
#define DMA4_PERIPHERAL_MAP 0xFFC00D2C /* DMA Channel 4 Peripheral Map Register */
|
|
|
|
|
#define DMA4_CURR_X_COUNT 0xFFC00D30 /* DMA Channel 4 Current X Count Register */
|
|
|
|
|
#define DMA4_CURR_Y_COUNT 0xFFC00D38 /* DMA Channel 4 Current Y Count Register */
|
|
|
|
|
#define DMA5_NEXT_DESC_PTR 0xFFC00D40 /* DMA Channel 5 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA5_START_ADDR 0xFFC00D44 /* DMA Channel 5 Start Address Register */
|
|
|
|
|
#define DMA5_CONFIG 0xFFC00D48 /* DMA Channel 5 Configuration Register */
|
|
|
|
|
#define DMA5_X_COUNT 0xFFC00D50 /* DMA Channel 5 X Count Register */
|
|
|
|
|
#define DMA5_X_MODIFY 0xFFC00D54 /* DMA Channel 5 X Modify Register */
|
|
|
|
|
#define DMA5_Y_COUNT 0xFFC00D58 /* DMA Channel 5 Y Count Register */
|
|
|
|
|
#define DMA5_Y_MODIFY 0xFFC00D5C /* DMA Channel 5 Y Modify Register */
|
|
|
|
|
#define DMA5_CURR_DESC_PTR 0xFFC00D60 /* DMA Channel 5 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA5_CURR_ADDR 0xFFC00D64 /* DMA Channel 5 Current Address Register */
|
|
|
|
|
#define DMA5_IRQ_STATUS 0xFFC00D68 /* DMA Channel 5 Interrupt/Status Register */
|
|
|
|
|
#define DMA5_PERIPHERAL_MAP 0xFFC00D6C /* DMA Channel 5 Peripheral Map Register */
|
|
|
|
|
#define DMA5_CURR_X_COUNT 0xFFC00D70 /* DMA Channel 5 Current X Count Register */
|
|
|
|
|
#define DMA5_CURR_Y_COUNT 0xFFC00D78 /* DMA Channel 5 Current Y Count Register */
|
|
|
|
|
#define DMA6_NEXT_DESC_PTR 0xFFC00D80 /* DMA Channel 6 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA6_START_ADDR 0xFFC00D84 /* DMA Channel 6 Start Address Register */
|
|
|
|
|
#define DMA6_CONFIG 0xFFC00D88 /* DMA Channel 6 Configuration Register */
|
|
|
|
|
#define DMA6_X_COUNT 0xFFC00D90 /* DMA Channel 6 X Count Register */
|
|
|
|
|
#define DMA6_X_MODIFY 0xFFC00D94 /* DMA Channel 6 X Modify Register */
|
|
|
|
|
#define DMA6_Y_COUNT 0xFFC00D98 /* DMA Channel 6 Y Count Register */
|
|
|
|
|
#define DMA6_Y_MODIFY 0xFFC00D9C /* DMA Channel 6 Y Modify Register */
|
|
|
|
|
#define DMA6_CURR_DESC_PTR 0xFFC00DA0 /* DMA Channel 6 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA6_CURR_ADDR 0xFFC00DA4 /* DMA Channel 6 Current Address Register */
|
|
|
|
|
#define DMA6_IRQ_STATUS 0xFFC00DA8 /* DMA Channel 6 Interrupt/Status Register */
|
|
|
|
|
#define DMA6_PERIPHERAL_MAP 0xFFC00DAC /* DMA Channel 6 Peripheral Map Register */
|
|
|
|
|
#define DMA6_CURR_X_COUNT 0xFFC00DB0 /* DMA Channel 6 Current X Count Register */
|
|
|
|
|
#define DMA6_CURR_Y_COUNT 0xFFC00DB8 /* DMA Channel 6 Current Y Count Register */
|
|
|
|
|
#define DMA7_NEXT_DESC_PTR 0xFFC00DC0 /* DMA Channel 7 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA7_START_ADDR 0xFFC00DC4 /* DMA Channel 7 Start Address Register */
|
|
|
|
|
#define DMA7_CONFIG 0xFFC00DC8 /* DMA Channel 7 Configuration Register */
|
|
|
|
|
#define DMA7_X_COUNT 0xFFC00DD0 /* DMA Channel 7 X Count Register */
|
|
|
|
|
#define DMA7_X_MODIFY 0xFFC00DD4 /* DMA Channel 7 X Modify Register */
|
|
|
|
|
#define DMA7_Y_COUNT 0xFFC00DD8 /* DMA Channel 7 Y Count Register */
|
|
|
|
|
#define DMA7_Y_MODIFY 0xFFC00DDC /* DMA Channel 7 Y Modify Register */
|
|
|
|
|
#define DMA7_CURR_DESC_PTR 0xFFC00DE0 /* DMA Channel 7 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA7_CURR_ADDR 0xFFC00DE4 /* DMA Channel 7 Current Address Register */
|
|
|
|
|
#define DMA7_IRQ_STATUS 0xFFC00DE8 /* DMA Channel 7 Interrupt/Status Register */
|
|
|
|
|
#define DMA7_PERIPHERAL_MAP 0xFFC00DEC /* DMA Channel 7 Peripheral Map Register */
|
|
|
|
|
#define DMA7_CURR_X_COUNT 0xFFC00DF0 /* DMA Channel 7 Current X Count Register */
|
|
|
|
|
#define DMA7_CURR_Y_COUNT 0xFFC00DF8 /* DMA Channel 7 Current Y Count Register */
|
|
|
|
|
#define DMA8_NEXT_DESC_PTR 0xFFC00E00 /* DMA Channel 8 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA8_START_ADDR 0xFFC00E04 /* DMA Channel 8 Start Address Register */
|
|
|
|
|
#define DMA8_CONFIG 0xFFC00E08 /* DMA Channel 8 Configuration Register */
|
|
|
|
|
#define DMA8_X_COUNT 0xFFC00E10 /* DMA Channel 8 X Count Register */
|
|
|
|
|
#define DMA8_X_MODIFY 0xFFC00E14 /* DMA Channel 8 X Modify Register */
|
|
|
|
|
#define DMA8_Y_COUNT 0xFFC00E18 /* DMA Channel 8 Y Count Register */
|
|
|
|
|
#define DMA8_Y_MODIFY 0xFFC00E1C /* DMA Channel 8 Y Modify Register */
|
|
|
|
|
#define DMA8_CURR_DESC_PTR 0xFFC00E20 /* DMA Channel 8 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA8_CURR_ADDR 0xFFC00E24 /* DMA Channel 8 Current Address Register */
|
|
|
|
|
#define DMA8_IRQ_STATUS 0xFFC00E28 /* DMA Channel 8 Interrupt/Status Register */
|
|
|
|
|
#define DMA8_PERIPHERAL_MAP 0xFFC00E2C /* DMA Channel 8 Peripheral Map Register */
|
|
|
|
|
#define DMA8_CURR_X_COUNT 0xFFC00E30 /* DMA Channel 8 Current X Count Register */
|
|
|
|
|
#define DMA8_CURR_Y_COUNT 0xFFC00E38 /* DMA Channel 8 Current Y Count Register */
|
|
|
|
|
#define DMA9_NEXT_DESC_PTR 0xFFC00E40 /* DMA Channel 9 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA9_START_ADDR 0xFFC00E44 /* DMA Channel 9 Start Address Register */
|
|
|
|
|
#define DMA9_CONFIG 0xFFC00E48 /* DMA Channel 9 Configuration Register */
|
|
|
|
|
#define DMA9_X_COUNT 0xFFC00E50 /* DMA Channel 9 X Count Register */
|
|
|
|
|
#define DMA9_X_MODIFY 0xFFC00E54 /* DMA Channel 9 X Modify Register */
|
|
|
|
|
#define DMA9_Y_COUNT 0xFFC00E58 /* DMA Channel 9 Y Count Register */
|
|
|
|
|
#define DMA9_Y_MODIFY 0xFFC00E5C /* DMA Channel 9 Y Modify Register */
|
|
|
|
|
#define DMA9_CURR_DESC_PTR 0xFFC00E60 /* DMA Channel 9 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA9_CURR_ADDR 0xFFC00E64 /* DMA Channel 9 Current Address Register */
|
|
|
|
|
#define DMA9_IRQ_STATUS 0xFFC00E68 /* DMA Channel 9 Interrupt/Status Register */
|
|
|
|
|
#define DMA9_PERIPHERAL_MAP 0xFFC00E6C /* DMA Channel 9 Peripheral Map Register */
|
|
|
|
|
#define DMA9_CURR_X_COUNT 0xFFC00E70 /* DMA Channel 9 Current X Count Register */
|
|
|
|
|
#define DMA9_CURR_Y_COUNT 0xFFC00E78 /* DMA Channel 9 Current Y Count Register */
|
|
|
|
|
#define DMA10_NEXT_DESC_PTR 0xFFC00E80 /* DMA Channel 10 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA10_START_ADDR 0xFFC00E84 /* DMA Channel 10 Start Address Register */
|
|
|
|
|
#define DMA10_CONFIG 0xFFC00E88 /* DMA Channel 10 Configuration Register */
|
|
|
|
|
#define DMA10_X_COUNT 0xFFC00E90 /* DMA Channel 10 X Count Register */
|
|
|
|
|
#define DMA10_X_MODIFY 0xFFC00E94 /* DMA Channel 10 X Modify Register */
|
|
|
|
|
#define DMA10_Y_COUNT 0xFFC00E98 /* DMA Channel 10 Y Count Register */
|
|
|
|
|
#define DMA10_Y_MODIFY 0xFFC00E9C /* DMA Channel 10 Y Modify Register */
|
|
|
|
|
#define DMA10_CURR_DESC_PTR 0xFFC00EA0 /* DMA Channel 10 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA10_CURR_ADDR 0xFFC00EA4 /* DMA Channel 10 Current Address Register */
|
|
|
|
|
#define DMA10_IRQ_STATUS 0xFFC00EA8 /* DMA Channel 10 Interrupt/Status Register */
|
|
|
|
|
#define DMA10_PERIPHERAL_MAP 0xFFC00EAC /* DMA Channel 10 Peripheral Map Register */
|
|
|
|
|
#define DMA10_CURR_X_COUNT 0xFFC00EB0 /* DMA Channel 10 Current X Count Register */
|
|
|
|
|
#define DMA10_CURR_Y_COUNT 0xFFC00EB8 /* DMA Channel 10 Current Y Count Register */
|
|
|
|
|
#define DMA11_NEXT_DESC_PTR 0xFFC00EC0 /* DMA Channel 11 Next Descriptor Pointer Register */
|
|
|
|
|
#define DMA11_START_ADDR 0xFFC00EC4 /* DMA Channel 11 Start Address Register */
|
|
|
|
|
#define DMA11_CONFIG 0xFFC00EC8 /* DMA Channel 11 Configuration Register */
|
|
|
|
|
#define DMA11_X_COUNT 0xFFC00ED0 /* DMA Channel 11 X Count Register */
|
|
|
|
|
#define DMA11_X_MODIFY 0xFFC00ED4 /* DMA Channel 11 X Modify Register */
|
|
|
|
|
#define DMA11_Y_COUNT 0xFFC00ED8 /* DMA Channel 11 Y Count Register */
|
|
|
|
|
#define DMA11_Y_MODIFY 0xFFC00EDC /* DMA Channel 11 Y Modify Register */
|
|
|
|
|
#define DMA11_CURR_DESC_PTR 0xFFC00EE0 /* DMA Channel 11 Current Descriptor Pointer Register */
|
|
|
|
|
#define DMA11_CURR_ADDR 0xFFC00EE4 /* DMA Channel 11 Current Address Register */
|
|
|
|
|
#define DMA11_IRQ_STATUS 0xFFC00EE8 /* DMA Channel 11 Interrupt/Status Register */
|
|
|
|
|
#define DMA11_PERIPHERAL_MAP 0xFFC00EEC /* DMA Channel 11 Peripheral Map Register */
|
|
|
|
|
#define DMA11_CURR_X_COUNT 0xFFC00EF0 /* DMA Channel 11 Current X Count Register */
|
|
|
|
|
#define DMA11_CURR_Y_COUNT 0xFFC00EF8 /* DMA Channel 11 Current Y Count Register */
|
|
|
|
|
#define MDMA_S0_NEXT_DESC_PTR 0xFFC00F40 /* MemDMA Stream 0 Source Next Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_S0_START_ADDR 0xFFC00F44 /* MemDMA Stream 0 Source Start Address Register */
|
|
|
|
|
#define MDMA_S0_CONFIG 0xFFC00F48 /* MemDMA Stream 0 Source Configuration Register */
|
|
|
|
|
#define MDMA_S0_X_COUNT 0xFFC00F50 /* MemDMA Stream 0 Source X Count Register */
|
|
|
|
|
#define MDMA_S0_X_MODIFY 0xFFC00F54 /* MemDMA Stream 0 Source X Modify Register */
|
|
|
|
|
#define MDMA_S0_Y_COUNT 0xFFC00F58 /* MemDMA Stream 0 Source Y Count Register */
|
|
|
|
|
#define MDMA_S0_Y_MODIFY 0xFFC00F5C /* MemDMA Stream 0 Source Y Modify Register */
|
|
|
|
|
#define MDMA_S0_CURR_DESC_PTR 0xFFC00F60 /* MemDMA Stream 0 Source Current Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_S0_CURR_ADDR 0xFFC00F64 /* MemDMA Stream 0 Source Current Address Register */
|
|
|
|
|
#define MDMA_S0_IRQ_STATUS 0xFFC00F68 /* MemDMA Stream 0 Source Interrupt/Status Register */
|
|
|
|
|
#define MDMA_S0_PERIPHERAL_MAP 0xFFC00F6C /* MemDMA Stream 0 Source Peripheral Map Register */
|
|
|
|
|
#define MDMA_S0_CURR_X_COUNT 0xFFC00F70 /* MemDMA Stream 0 Source Current X Count Register */
|
|
|
|
|
#define MDMA_S0_CURR_Y_COUNT 0xFFC00F78 /* MemDMA Stream 0 Source Current Y Count Register */
|
|
|
|
|
#define MDMA_D0_NEXT_DESC_PTR 0xFFC00F00 /* MemDMA Stream 0 Destination Next Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_D0_START_ADDR 0xFFC00F04 /* MemDMA Stream 0 Destination Start Address Register */
|
|
|
|
|
#define MDMA_D0_CONFIG 0xFFC00F08 /* MemDMA Stream 0 Destination Configuration Register */
|
|
|
|
|
#define MDMA_D0_X_COUNT 0xFFC00F10 /* MemDMA Stream 0 Destination X Count Register */
|
|
|
|
|
#define MDMA_D0_X_MODIFY 0xFFC00F14 /* MemDMA Stream 0 Destination X Modify Register */
|
|
|
|
|
#define MDMA_D0_Y_COUNT 0xFFC00F18 /* MemDMA Stream 0 Destination Y Count Register */
|
|
|
|
|
#define MDMA_D0_Y_MODIFY 0xFFC00F1C /* MemDMA Stream 0 Destination Y Modify Register */
|
|
|
|
|
#define MDMA_D0_CURR_DESC_PTR 0xFFC00F20 /* MemDMA Stream 0 Destination Current Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_D0_CURR_ADDR 0xFFC00F24 /* MemDMA Stream 0 Destination Current Address Register */
|
|
|
|
|
#define MDMA_D0_IRQ_STATUS 0xFFC00F28 /* MemDMA Stream 0 Destination Interrupt/Status Register */
|
|
|
|
|
#define MDMA_D0_PERIPHERAL_MAP 0xFFC00F2C /* MemDMA Stream 0 Destination Peripheral Map Register */
|
|
|
|
|
#define MDMA_D0_CURR_X_COUNT 0xFFC00F30 /* MemDMA Stream 0 Destination Current X Count Register */
|
|
|
|
|
#define MDMA_D0_CURR_Y_COUNT 0xFFC00F38 /* MemDMA Stream 0 Destination Current Y Count Register */
|
|
|
|
|
#define MDMA_S1_NEXT_DESC_PTR 0xFFC00FC0 /* MemDMA Stream 1 Source Next Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_S1_START_ADDR 0xFFC00FC4 /* MemDMA Stream 1 Source Start Address Register */
|
|
|
|
|
#define MDMA_S1_CONFIG 0xFFC00FC8 /* MemDMA Stream 1 Source Configuration Register */
|
|
|
|
|
#define MDMA_S1_X_COUNT 0xFFC00FD0 /* MemDMA Stream 1 Source X Count Register */
|
|
|
|
|
#define MDMA_S1_X_MODIFY 0xFFC00FD4 /* MemDMA Stream 1 Source X Modify Register */
|
|
|
|
|
#define MDMA_S1_Y_COUNT 0xFFC00FD8 /* MemDMA Stream 1 Source Y Count Register */
|
|
|
|
|
#define MDMA_S1_Y_MODIFY 0xFFC00FDC /* MemDMA Stream 1 Source Y Modify Register */
|
|
|
|
|
#define MDMA_S1_CURR_DESC_PTR 0xFFC00FE0 /* MemDMA Stream 1 Source Current Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_S1_CURR_ADDR 0xFFC00FE4 /* MemDMA Stream 1 Source Current Address Register */
|
|
|
|
|
#define MDMA_S1_IRQ_STATUS 0xFFC00FE8 /* MemDMA Stream 1 Source Interrupt/Status Register */
|
|
|
|
|
#define MDMA_S1_PERIPHERAL_MAP 0xFFC00FEC /* MemDMA Stream 1 Source Peripheral Map Register */
|
|
|
|
|
#define MDMA_S1_CURR_X_COUNT 0xFFC00FF0 /* MemDMA Stream 1 Source Current X Count Register */
|
|
|
|
|
#define MDMA_S1_CURR_Y_COUNT 0xFFC00FF8 /* MemDMA Stream 1 Source Current Y Count Register */
|
|
|
|
|
#define MDMA_D1_NEXT_DESC_PTR 0xFFC00F80 /* MemDMA Stream 1 Destination Next Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_D1_START_ADDR 0xFFC00F84 /* MemDMA Stream 1 Destination Start Address Register */
|
|
|
|
|
#define MDMA_D1_CONFIG 0xFFC00F88 /* MemDMA Stream 1 Destination Configuration Register */
|
|
|
|
|
#define MDMA_D1_X_COUNT 0xFFC00F90 /* MemDMA Stream 1 Destination X Count Register */
|
|
|
|
|
#define MDMA_D1_X_MODIFY 0xFFC00F94 /* MemDMA Stream 1 Destination X Modify Register */
|
|
|
|
|
#define MDMA_D1_Y_COUNT 0xFFC00F98 /* MemDMA Stream 1 Destination Y Count Register */
|
|
|
|
|
#define MDMA_D1_Y_MODIFY 0xFFC00F9C /* MemDMA Stream 1 Destination Y Modify Register */
|
|
|
|
|
#define MDMA_D1_CURR_DESC_PTR 0xFFC00FA0 /* MemDMA Stream 1 Destination Current Descriptor Pointer Register */
|
|
|
|
|
#define MDMA_D1_CURR_ADDR 0xFFC00FA4 /* MemDMA Stream 1 Destination Current Address Register */
|
|
|
|
|
#define MDMA_D1_IRQ_STATUS 0xFFC00FA8 /* MemDMA Stream 1 Destination Interrupt/Status Register */
|
|
|
|
|
#define MDMA_D1_PERIPHERAL_MAP 0xFFC00FAC /* MemDMA Stream 1 Destination Peripheral Map Register */
|
|
|
|
|
#define MDMA_D1_CURR_X_COUNT 0xFFC00FB0 /* MemDMA Stream 1 Destination Current X Count Register */
|
|
|
|
|
#define MDMA_D1_CURR_Y_COUNT 0xFFC00FB8 /* MemDMA Stream 1 Destination Current Y Count Register */
|
|
|
|
|
#define PPI_CONTROL 0xFFC01000 /* PPI Control Register */
|
|
|
|
|
#define PPI_STATUS 0xFFC01004 /* PPI Status Register */
|
|
|
|
|
#define PPI_COUNT 0xFFC01008 /* PPI Transfer Count Register */
|
|
|
|
|
#define PPI_DELAY 0xFFC0100C /* PPI Delay Count Register */
|
|
|
|
|
#define PPI_FRAME 0xFFC01010 /* PPI Frame Length Register */
|
|
|
|
|
#define TWI_CLKDIV 0xFFC01400 /* Serial Clock Divider Register */
|
|
|
|
|
#define TWI_CONTROL 0xFFC01404 /* TWI Control Register */
|
|
|
|
|
#define TWI_SLAVE_CTL 0xFFC01408 /* Slave Mode Control Register */
|
|
|
|
|
#define TWI_SLAVE_STAT 0xFFC0140C /* Slave Mode Status Register */
|
|
|
|
|
#define TWI_SLAVE_ADDR 0xFFC01410 /* Slave Mode Address Register */
|
|
|
|
|
#define TWI_MASTER_CTL 0xFFC01414 /* Master Mode Control Register */
|
|
|
|
|
#define TWI_MASTER_STAT 0xFFC01418 /* Master Mode Status Register */
|
|
|
|
|
#define TWI_MASTER_ADDR 0xFFC0141C /* Master Mode Address Register */
|
|
|
|
|
#define TWI_INT_STAT 0xFFC01420 /* TWI Interrupt Status Register */
|
|
|
|
|
#define TWI_INT_MASK 0xFFC01424 /* TWI Master Interrupt Mask Register */
|
|
|
|
|
#define TWI_FIFO_CTL 0xFFC01428 /* FIFO Control Register */
|
|
|
|
|
#define TWI_FIFO_STAT 0xFFC0142C /* FIFO Status Register */
|
|
|
|
|
#define TWI_XMT_DATA8 0xFFC01480 /* FIFO Transmit Data Single Byte Register */
|
|
|
|
|
#define TWI_XMT_DATA16 0xFFC01484 /* FIFO Transmit Data Double Byte Register */
|
|
|
|
|
#define TWI_RCV_DATA8 0xFFC01488 /* FIFO Receive Data Single Byte Register */
|
|
|
|
|
#define TWI_RCV_DATA16 0xFFC0148C /* FIFO Receive Data Double Byte Register */
|
|
|
|
|
#define PORTGIO 0xFFC01500 /* Port G I/O Pin State Specify Register */
|
|
|
|
|
#define PORTGIO_CLEAR 0xFFC01504 /* Port G I/O Peripheral Interrupt Clear Register */
|
|
|
|
|
#define PORTGIO_SET 0xFFC01508 /* Port G I/O Peripheral Interrupt Set Register */
|
|
|
|
|
#define PORTGIO_TOGGLE 0xFFC0150C /* Port G I/O Pin State Toggle Register */
|
|
|
|
|
#define PORTGIO_MASKA 0xFFC01510 /* Port G I/O Mask State Specify Interrupt A Register */
|
|
|
|
|
#define PORTGIO_MASKA_CLEAR 0xFFC01514 /* Port G I/O Mask Disable Interrupt A Register */
|
|
|
|
|
#define PORTGIO_MASKA_SET 0xFFC01518 /* Port G I/O Mask Enable Interrupt A Register */
|
|
|
|
|
#define PORTGIO_MASKA_TOGGLE 0xFFC0151C /* Port G I/O Mask Toggle Enable Interrupt A Register */
|
|
|
|
|
#define PORTGIO_MASKB 0xFFC01520 /* Port G I/O Mask State Specify Interrupt B Register */
|
|
|
|
|
#define PORTGIO_MASKB_CLEAR 0xFFC01524 /* Port G I/O Mask Disable Interrupt B Register */
|
|
|
|
|
#define PORTGIO_MASKB_SET 0xFFC01528 /* Port G I/O Mask Enable Interrupt B Register */
|
|
|
|
|
#define PORTGIO_MASKB_TOGGLE 0xFFC0152C /* Port G I/O Mask Toggle Enable Interrupt B Register */
|
|
|
|
|
#define PORTGIO_DIR 0xFFC01530 /* Port G I/O Direction Register */
|
|
|
|
|
#define PORTGIO_POLAR 0xFFC01534 /* Port G I/O Source Polarity Register */
|
|
|
|
|
#define PORTGIO_EDGE 0xFFC01538 /* Port G I/O Source Sensitivity Register */
|
|
|
|
|
#define PORTGIO_BOTH 0xFFC0153C /* Port G I/O Set on BOTH Edges Register */
|
|
|
|
|
#define PORTGIO_INEN 0xFFC01540 /* Port G I/O Input Enable Register */
|
|
|
|
|
#define PORTHIO 0xFFC01700 /* Port H I/O Pin State Specify Register */
|
|
|
|
|
#define PORTHIO_CLEAR 0xFFC01704 /* Port H I/O Peripheral Interrupt Clear Register */
|
|
|
|
|
#define PORTHIO_SET 0xFFC01708 /* Port H I/O Peripheral Interrupt Set Register */
|
|
|
|
|
#define PORTHIO_TOGGLE 0xFFC0170C /* Port H I/O Pin State Toggle Register */
|
|
|
|
|
#define PORTHIO_MASKA 0xFFC01710 /* Port H I/O Mask State Specify Interrupt A Register */
|
|
|
|
|
#define PORTHIO_MASKA_CLEAR 0xFFC01714 /* Port H I/O Mask Disable Interrupt A Register */
|
|
|
|
|
#define PORTHIO_MASKA_SET 0xFFC01718 /* Port H I/O Mask Enable Interrupt A Register */
|
|
|
|
|
#define PORTHIO_MASKA_TOGGLE 0xFFC0171C /* Port H I/O Mask Toggle Enable Interrupt A Register */
|
|
|
|
|
#define PORTHIO_MASKB 0xFFC01720 /* Port H I/O Mask State Specify Interrupt B Register */
|
|
|
|
|
#define PORTHIO_MASKB_CLEAR 0xFFC01724 /* Port H I/O Mask Disable Interrupt B Register */
|
|
|
|
|
#define PORTHIO_MASKB_SET 0xFFC01728 /* Port H I/O Mask Enable Interrupt B Register */
|
|
|
|
|
#define PORTHIO_MASKB_TOGGLE 0xFFC0172C /* Port H I/O Mask Toggle Enable Interrupt B Register */
|
|
|
|
|
#define PORTHIO_DIR 0xFFC01730 /* Port H I/O Direction Register */
|
|
|
|
|
#define PORTHIO_POLAR 0xFFC01734 /* Port H I/O Source Polarity Register */
|
|
|
|
|
#define PORTHIO_EDGE 0xFFC01738 /* Port H I/O Source Sensitivity Register */
|
|
|
|
|
#define PORTHIO_BOTH 0xFFC0173C /* Port H I/O Set on BOTH Edges Register */
|
|
|
|
|
#define PORTHIO_INEN 0xFFC01740 /* Port H I/O Input Enable Register */
|
|
|
|
|
#define UART1_THR 0xFFC02000 /* Transmit Holding register */
|
|
|
|
|
#define UART1_RBR 0xFFC02000 /* Receive Buffer register */
|
|
|
|
|
#define UART1_DLL 0xFFC02000 /* Divisor Latch (Low-Byte) */
|
|
|
|
|
#define UART1_IER 0xFFC02004 /* Interrupt Enable Register */
|
|
|
|
|
#define UART1_DLH 0xFFC02004 /* Divisor Latch (High-Byte) */
|
|
|
|
|
#define UART1_IIR 0xFFC02008 /* Interrupt Identification Register */
|
|
|
|
|
#define UART1_LCR 0xFFC0200C /* Line Control Register */
|
|
|
|
|
#define UART1_MCR 0xFFC02010 /* Modem Control Register */
|
|
|
|
|
#define UART1_LSR 0xFFC02014 /* Line Status Register */
|
|
|
|
|
#define UART1_MSR 0xFFC02018 /* Modem Status Register */
|
|
|
|
|
#define UART1_SCR 0xFFC0201C /* SCR Scratch Register */
|
|
|
|
|
#define UART1_GCTL 0xFFC02024 /* Global Control Register */
|
|
|
|
|
#define PORTF_FER 0xFFC03200 /* Port F Function Enable Register (Alternate/Flag*) */
|
|
|
|
|
#define PORTG_FER 0xFFC03204 /* Port G Function Enable Register (Alternate/Flag*) */
|
|
|
|
|
#define PORTH_FER 0xFFC03208 /* Port H Function Enable Register (Alternate/Flag*) */
|
|
|
|
|
#define HMDMA0_CONTROL 0xFFC03300 /* Handshake MDMA0 Control Register */
|
|
|
|
|
#define HMDMA0_ECINIT 0xFFC03304 /* HMDMA0 Initial Edge Count Register */
|
|
|
|
|
#define HMDMA0_BCINIT 0xFFC03308 /* HMDMA0 Initial Block Count Register */
|
|
|
|
|
#define HMDMA0_ECURGENT 0xFFC0330C /* HMDMA0 Urgent Edge Count Threshhold Register */
|
|
|
|
|
#define HMDMA0_ECOVERFLOW 0xFFC03310 /* HMDMA0 Edge Count Overflow Interrupt Register */
|
|
|
|
|
#define HMDMA0_ECOUNT 0xFFC03314 /* HMDMA0 Current Edge Count Register */
|
|
|
|
|
#define HMDMA0_BCOUNT 0xFFC03318 /* HMDMA0 Current Block Count Register */
|
|
|
|
|
#define HMDMA1_CONTROL 0xFFC03340 /* Handshake MDMA1 Control Register */
|
|
|
|
|
#define HMDMA1_ECINIT 0xFFC03344 /* HMDMA1 Initial Edge Count Register */
|
|
|
|
|
#define HMDMA1_BCINIT 0xFFC03348 /* HMDMA1 Initial Block Count Register */
|
|
|
|
|
#define HMDMA1_ECURGENT 0xFFC0334C /* HMDMA1 Urgent Edge Count Threshhold Register */
|
|
|
|
|
#define HMDMA1_ECOVERFLOW 0xFFC03350 /* HMDMA1 Edge Count Overflow Interrupt Register */
|
|
|
|
|
#define HMDMA1_ECOUNT 0xFFC03354 /* HMDMA1 Current Edge Count Register */
|
|
|
|
|
#define HMDMA1_BCOUNT 0xFFC03358 /* HMDMA1 Current Block Count Register */
|
|
|
|
|
#define PORTF_MUX 0xFFC03210 /* Port F mux control */
|
|
|
|
|
#define PORTG_MUX 0xFFC03214 /* Port G mux control */
|
|
|
|
|
#define PORTH_MUX 0xFFC03218 /* Port H mux control */
|
|
|
|
|
#define PORTF_DRIVE 0xFFC03220 /* Port F drive strength control */
|
|
|
|
|
#define PORTG_DRIVE 0xFFC03224 /* Port G drive strength control */
|
|
|
|
|
#define PORTH_DRIVE 0xFFC03228 /* Port H drive strength control */
|
|
|
|
|
#define PORTF_SLEW 0xFFC03230 /* Port F slew control */
|
|
|
|
|
#define PORTG_SLEW 0xFFC03234 /* Port G slew control */
|
|
|
|
|
#define PORTH_SLEW 0xFFC03238 /* Port H slew control */
|
|
|
|
|
#define PORTF_HYSTERESIS 0xFFC03240 /* Port F Schmitt trigger control */
|
|
|
|
|
#define PORTG_HYSTERESIS 0xFFC03244 /* Port G Schmitt trigger control */
|
|
|
|
|
#define PORTH_HYSTERESIS 0xFFC03248 /* Port H Schmitt trigger control */
|
|
|
|
|
#define NONGPIO_DRIVE 0xFFC03280 /* Non-GPIO Port drive strength control */
|
|
|
|
|
#define NONGPIO_SLEW 0xFFC03284 /* Non-GPIO Port slew control */
|
|
|
|
|
#define NONGPIO_HYSTERESIS 0xFFC03288 /* Non-GPIO Port Schmitt trigger control */
|
|
|
|
|
#define HOST_CONTROL 0xFFC03400 /* HOST Control Register */
|
|
|
|
|
#define HOST_STATUS 0xFFC03404 /* HOST Status Register */
|
|
|
|
|
#define HOST_TIMEOUT 0xFFC03408 /* HOST Acknowledge Mode Timeout Register */
|
|
|
|
|
#define CNT_CONFIG 0xFFC03500 /* Configuration/Control Register */
|
|
|
|
|
#define CNT_IMASK 0xFFC03504 /* Interrupt Mask Register */
|
|
|
|
|
#define CNT_STATUS 0xFFC03508 /* Status Register */
|
|
|
|
|
#define CNT_COMMAND 0xFFC0350C /* Command Register */
|
|
|
|
|
#define CNT_DEBOUNCE 0xFFC03510 /* Debounce Prescaler Register */
|
|
|
|
|
#define CNT_COUNTER 0xFFC03514 /* Counter Register */
|
|
|
|
|
#define CNT_MAX 0xFFC03518 /* Maximal Count Boundary Value Register */
|
|
|
|
|
#define CNT_MIN 0xFFC0351C /* Minimal Count Boundary Value Register */
|
|
|
|
|
#define OTP_CONTROL 0xFFC03600 /* OTP/Fuse Control Register */
|
|
|
|
|
#define OTP_BEN 0xFFC03604 /* OTP/Fuse Byte Enable */
|
|
|
|
|
#define OTP_STATUS 0xFFC03608 /* OTP/Fuse Status */
|
|
|
|
|
#define OTP_TIMING 0xFFC0360C /* OTP/Fuse Access Timing */
|
|
|
|
|
#define SECURE_SYSSWT 0xFFC03620 /* Secure System Switches */
|
|
|
|
|
#define SECURE_CONTROL 0xFFC03624 /* Secure Control */
|
|
|
|
|
#define SECURE_STATUS 0xFFC03628 /* Secure Status */
|
|
|
|
|
#define OTP_DATA0 0xFFC03680 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
|
|
#define OTP_DATA1 0xFFC03684 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
|
|
#define OTP_DATA2 0xFFC03688 /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
|
|
#define OTP_DATA3 0xFFC0368C /* OTP/Fuse Data (OTP_DATA0-3) accesses the fuse read write buffer */
|
|
|
|
|
#define NFC_CTL 0xFFC03700 /* NAND Control Register */
|
|
|
|
|
#define NFC_STAT 0xFFC03704 /* NAND Status Register */
|
|
|
|
|
#define NFC_IRQSTAT 0xFFC03708 /* NAND Interrupt Status Register */
|
|
|
|
|
#define NFC_IRQMASK 0xFFC0370C /* NAND Interrupt Mask Register */
|
|
|
|
|
#define NFC_ECC0 0xFFC03710 /* NAND ECC Register 0 */
|
|
|
|
|
#define NFC_ECC1 0xFFC03714 /* NAND ECC Register 1 */
|
|
|
|
|
#define NFC_ECC2 0xFFC03718 /* NAND ECC Register 2 */
|
|
|
|
|
#define NFC_ECC3 0xFFC0371C /* NAND ECC Register 3 */
|
|
|
|
|
#define NFC_COUNT 0xFFC03720 /* NAND ECC Count Register */
|
|
|
|
|
#define NFC_RST 0xFFC03724 /* NAND ECC Reset Register */
|
|
|
|
|
#define NFC_PGCTL 0xFFC03728 /* NAND Page Control Register */
|
|
|
|
|
#define NFC_READ 0xFFC0372C /* NAND Read Data Register */
|
|
|
|
|
#define NFC_ADDR 0xFFC03740 /* NAND Address Register */
|
|
|
|
|
#define NFC_CMD 0xFFC03744 /* NAND Command Register */
|
|
|
|
|
#define NFC_DATA_WR 0xFFC03748 /* NAND Data Write Register */
|
|
|
|
|
#define NFC_DATA_RD 0xFFC0374C /* NAND Data Read Register */
|
|
|
|
|
#define DMA_TC_CNT 0xFFC00B0C
|
|
|
|
|
#define DMA_TC_PER 0xFFC00B10
|
2008-02-05 00:26:55 +00:00
|
|
|
|
|
|
|
|
#endif /* __BFIN_DEF_ADSP_BF522_proc__ */
|
