imx: mx6ul: support mx6ul 9x9 evk board
This patch is to support mx6ul_9x9_evk board based on mx6ul_14x14_evk,
the difference between mx6ul 9x9 evk and mx6ul 14x14 evk are:
1. mx6ul 9x9 evk use pfuze3000, while mx6ul 14x14 evk use DCDC.
2. mx6ul 9x9 evk supports 256MB LPDDR2, while mx6ul 14x14 evk
supports 512MB DDR3
3. mx6ul_9x9_evk use 9x9 package, while mx6ul_14x14_evk use 14x14 package.
This patch add the following:
1. Discard PHYS_SDRAM_SIZE from header file, use imx_ddr_size()
2. Introduce a macro is_mx6ul_9x9_evk using
CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) to avoid "#ifdef xxx" in non-SPL
part. To SPL part, CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) can not work,
so still use "#ifdef CONFIG_TARGET_MX6UL_9X9_EVK" to differentiate with
mx6ul_14x14_evk. And we have no way to dymaically checking this chip
is 9x9 or 14x14.
3. mx6ul_9x9_evk use pfuze3000, so enabled POWER related configurations.
POWER related configurations also effect for mx6ul_14x14_evk. But
power_init_board implementation using 'if (is_mx6ul_9x9_evk())' to
do initialization for mx6ul_9x9_evk, and do nothing for mx6ul_14x14_evk.
4. mx6ul_9x9_evk use lpddr2 with size 256MB, so add related SPL DRAM
configurations.
5. Enable CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG and setting dtb file
according to board_rev and board_name.
6. Add TARGET_MX6UL_9X9_EVK Kconfig entry
Boot Log:
U-Boot SPL 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53)
reading u-boot.img
reading u-boot.img
U-Boot 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53 +0800)
CPU: Freescale i.MX6UL rev1.0 792 MHz (running at 396 MHz)
CPU: Commercial temperature grade (0C to 95C) at 41C
Reset cause: POR
Board: MX6UL 9x9 EVK
I2C: ready
DRAM: 256 MiB
PMIC: PFUZE3000 DEV_ID=0x30 REV_ID=0x11
MMC: FSL_SDHC: 0, FSL_SDHC: 1
In: serial
Out: serial
Err: serial
Net: FEC1
Hit any key to stop autoboot: 0
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Cc: Stefano Babic <sbabic@denx.de>
2015-09-06 07:02:34 +00:00
|
|
|
CONFIG_ARM=y
|
|
|
|
CONFIG_ARCH_MX6=y
|
2018-02-03 17:10:38 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0x87800000
|
2021-07-11 03:14:30 +00:00
|
|
|
CONFIG_SPL_GPIO=y
|
2016-09-13 05:18:41 +00:00
|
|
|
CONFIG_SPL_LIBCOMMON_SUPPORT=y
|
2016-09-13 05:18:43 +00:00
|
|
|
CONFIG_SPL_LIBGENERIC_SUPPORT=y
|
2020-08-10 19:31:07 +00:00
|
|
|
CONFIG_NR_DRAM_BANKS=1
|
2020-11-30 17:50:32 +00:00
|
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
|
|
CONFIG_SYS_MEMTEST_END=0x88000000
|
2019-11-19 01:02:10 +00:00
|
|
|
CONFIG_ENV_SIZE=0x2000
|
|
|
|
CONFIG_ENV_OFFSET=0x80000
|
2020-08-18 11:43:50 +00:00
|
|
|
CONFIG_MX6UL=y
|
2020-04-28 20:15:47 +00:00
|
|
|
CONFIG_TARGET_MX6UL_9X9_EVK=y
|
2021-08-19 03:12:33 +00:00
|
|
|
CONFIG_SYS_I2C_MXC_I2C1=y
|
|
|
|
CONFIG_SYS_I2C_MXC_I2C2=y
|
2021-08-29 01:34:49 +00:00
|
|
|
CONFIG_SYS_MALLOC_LEN=0x1000000
|
2020-01-22 18:38:00 +00:00
|
|
|
CONFIG_DM_GPIO=y
|
2021-06-28 14:17:29 +00:00
|
|
|
CONFIG_DEFAULT_DEVICE_TREE="imx6ul-9x9-evk"
|
2020-07-06 17:54:25 +00:00
|
|
|
CONFIG_SPL_TEXT_BASE=0x00908000
|
2021-08-08 18:20:09 +00:00
|
|
|
CONFIG_SPL_MMC=y
|
2021-08-08 18:20:12 +00:00
|
|
|
CONFIG_SPL_SERIAL=y
|
2018-04-08 00:27:54 +00:00
|
|
|
CONFIG_SPL=y
|
2018-06-04 15:57:37 +00:00
|
|
|
CONFIG_SPL_LIBDISK_SUPPORT=y
|
2020-10-09 16:22:06 +00:00
|
|
|
CONFIG_SUPPORT_RAW_INITRD=y
|
2016-10-18 02:12:37 +00:00
|
|
|
# CONFIG_CONSOLE_MUX is not set
|
|
|
|
CONFIG_SYS_CONSOLE_IS_IN_ENV=y
|
2017-01-23 20:31:20 +00:00
|
|
|
CONFIG_BOARD_EARLY_INIT_F=y
|
2019-01-23 06:20:05 +00:00
|
|
|
CONFIG_SPL_FS_EXT4=y
|
2021-07-11 03:14:36 +00:00
|
|
|
CONFIG_SPL_I2C=y
|
2021-07-11 03:14:28 +00:00
|
|
|
CONFIG_SPL_WATCHDOG=y
|
2016-04-22 01:37:19 +00:00
|
|
|
CONFIG_HUSH_PARSER=y
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_BOOTZ=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_MEMTEST=y
|
2017-08-14 23:58:53 +00:00
|
|
|
CONFIG_CMD_GPIO=y
|
|
|
|
CONFIG_CMD_I2C=y
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_MMC=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_USB=y
|
imx: mx6ul: support mx6ul 9x9 evk board
This patch is to support mx6ul_9x9_evk board based on mx6ul_14x14_evk,
the difference between mx6ul 9x9 evk and mx6ul 14x14 evk are:
1. mx6ul 9x9 evk use pfuze3000, while mx6ul 14x14 evk use DCDC.
2. mx6ul 9x9 evk supports 256MB LPDDR2, while mx6ul 14x14 evk
supports 512MB DDR3
3. mx6ul_9x9_evk use 9x9 package, while mx6ul_14x14_evk use 14x14 package.
This patch add the following:
1. Discard PHYS_SDRAM_SIZE from header file, use imx_ddr_size()
2. Introduce a macro is_mx6ul_9x9_evk using
CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) to avoid "#ifdef xxx" in non-SPL
part. To SPL part, CONFIG_IS_ENABLED(TARGET_MX6UL_9X9_EVK) can not work,
so still use "#ifdef CONFIG_TARGET_MX6UL_9X9_EVK" to differentiate with
mx6ul_14x14_evk. And we have no way to dymaically checking this chip
is 9x9 or 14x14.
3. mx6ul_9x9_evk use pfuze3000, so enabled POWER related configurations.
POWER related configurations also effect for mx6ul_14x14_evk. But
power_init_board implementation using 'if (is_mx6ul_9x9_evk())' to
do initialization for mx6ul_9x9_evk, and do nothing for mx6ul_14x14_evk.
4. mx6ul_9x9_evk use lpddr2 with size 256MB, so add related SPL DRAM
configurations.
5. Enable CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG and setting dtb file
according to board_rev and board_name.
6. Add TARGET_MX6UL_9X9_EVK Kconfig entry
Boot Log:
U-Boot SPL 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53)
reading u-boot.img
reading u-boot.img
U-Boot 2015.10-rc2-00356-g536ce34 (Sep 06 2015 - 12:22:53 +0800)
CPU: Freescale i.MX6UL rev1.0 792 MHz (running at 396 MHz)
CPU: Commercial temperature grade (0C to 95C) at 41C
Reset cause: POR
Board: MX6UL 9x9 EVK
I2C: ready
DRAM: 256 MiB
PMIC: PFUZE3000 DEV_ID=0x30 REV_ID=0x11
MMC: FSL_SDHC: 0, FSL_SDHC: 1
In: serial
Out: serial
Err: serial
Net: FEC1
Hit any key to stop autoboot: 0
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Cc: Stefano Babic <sbabic@denx.de>
2015-09-06 07:02:34 +00:00
|
|
|
CONFIG_CMD_DHCP=y
|
2015-09-28 12:14:15 +00:00
|
|
|
CONFIG_CMD_PING=y
|
2017-04-27 04:27:55 +00:00
|
|
|
CONFIG_CMD_BMP=y
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_CACHE=y
|
|
|
|
CONFIG_CMD_EXT2=y
|
|
|
|
CONFIG_CMD_EXT4=y
|
|
|
|
CONFIG_CMD_EXT4_WRITE=y
|
|
|
|
CONFIG_CMD_FAT=y
|
|
|
|
CONFIG_CMD_FS_GENERIC=y
|
2018-06-28 03:23:17 +00:00
|
|
|
CONFIG_OF_CONTROL=y
|
2020-07-03 11:48:56 +00:00
|
|
|
CONFIG_ENV_OVERWRITE=y
|
2018-11-14 00:44:53 +00:00
|
|
|
CONFIG_ENV_IS_IN_MMC=y
|
2019-11-13 03:46:36 +00:00
|
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
2020-07-24 21:14:47 +00:00
|
|
|
CONFIG_SYS_MMC_ENV_DEV=1
|
2018-11-14 00:44:53 +00:00
|
|
|
CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
|
2020-10-09 16:22:06 +00:00
|
|
|
CONFIG_BOUNCE_BUFFER=y
|
2018-06-28 03:23:17 +00:00
|
|
|
CONFIG_DM_I2C=y
|
2021-08-19 03:12:24 +00:00
|
|
|
CONFIG_SPL_SYS_I2C_LEGACY=y
|
2021-08-19 03:12:33 +00:00
|
|
|
CONFIG_SYS_I2C_MXC=y
|
2019-08-14 12:23:43 +00:00
|
|
|
CONFIG_FSL_USDHC=y
|
2019-10-03 17:50:05 +00:00
|
|
|
CONFIG_MTD=y
|
2018-11-14 00:44:53 +00:00
|
|
|
CONFIG_DM_SPI_FLASH=y
|
2019-02-27 14:20:36 +00:00
|
|
|
CONFIG_SF_DEFAULT_MODE=0
|
|
|
|
CONFIG_SF_DEFAULT_SPEED=40000000
|
2016-09-21 19:55:48 +00:00
|
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
2017-08-02 00:19:59 +00:00
|
|
|
CONFIG_PHYLIB=y
|
2017-08-02 00:20:00 +00:00
|
|
|
CONFIG_PHY_MICREL=y
|
2019-03-06 12:48:27 +00:00
|
|
|
CONFIG_PHY_MICREL_KSZ8XXX=y
|
2018-11-14 00:44:53 +00:00
|
|
|
CONFIG_DM_ETH=y
|
2020-12-28 19:58:30 +00:00
|
|
|
CONFIG_DM_ETH_PHY=y
|
2018-07-21 04:03:57 +00:00
|
|
|
CONFIG_MII=y
|
2018-06-28 03:23:17 +00:00
|
|
|
CONFIG_PINCTRL=y
|
|
|
|
CONFIG_PINCTRL_IMX6=y
|
|
|
|
CONFIG_DM_PMIC=y
|
|
|
|
CONFIG_DM_PMIC_PFUZE100=y
|
|
|
|
CONFIG_DM_REGULATOR=y
|
|
|
|
CONFIG_DM_REGULATOR_PFUZE100=y
|
|
|
|
CONFIG_DM_REGULATOR_FIXED=y
|
|
|
|
CONFIG_DM_REGULATOR_GPIO=y
|
2020-06-09 14:46:46 +00:00
|
|
|
CONFIG_MXC_UART=y
|
2018-11-14 00:44:53 +00:00
|
|
|
CONFIG_SPI=y
|
|
|
|
CONFIG_DM_SPI=y
|
2016-10-18 02:12:37 +00:00
|
|
|
CONFIG_FSL_QSPI=y
|
2020-06-04 23:29:09 +00:00
|
|
|
CONFIG_SOFT_SPI=y
|
2020-10-30 01:22:03 +00:00
|
|
|
CONFIG_IMX_THERMAL=y
|
2016-10-18 02:12:37 +00:00
|
|
|
CONFIG_USB=y
|
|
|
|
CONFIG_USB_STORAGE=y
|
2019-08-01 06:02:49 +00:00
|
|
|
CONFIG_DM_VIDEO=y
|
2021-10-04 15:33:12 +00:00
|
|
|
CONFIG_VIDEO_MXS=y
|
2019-09-23 16:05:05 +00:00
|
|
|
CONFIG_SYS_WHITE_ON_BLACK=y
|
2020-08-11 17:23:35 +00:00
|
|
|
CONFIG_SPLASH_SCREEN=y
|
|
|
|
CONFIG_SPLASH_SCREEN_ALIGN=y
|
2020-09-28 09:30:15 +00:00
|
|
|
CONFIG_VIDEO_BMP_RLE8=y
|
2020-09-28 09:30:16 +00:00
|
|
|
CONFIG_BMP_16BPP=y
|