2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2012-10-04 06:46:02 +00:00
|
|
|
/*
|
2014-09-08 12:08:45 +00:00
|
|
|
* Copyright (C) 2014 Marek Vasut <marex@denx.de>
|
2012-10-04 06:46:02 +00:00
|
|
|
*/
|
2014-09-08 12:08:45 +00:00
|
|
|
#ifndef __CONFIG_SOCFPGA_CYCLONE5_H__
|
|
|
|
#define __CONFIG_SOCFPGA_CYCLONE5_H__
|
2012-10-04 06:46:02 +00:00
|
|
|
|
2015-11-23 23:27:17 +00:00
|
|
|
#include <asm/arch/base_addr_ac5.h>
|
2012-10-04 06:46:02 +00:00
|
|
|
|
2014-09-08 12:08:45 +00:00
|
|
|
/* Memory configurations */
|
2014-09-08 12:08:45 +00:00
|
|
|
#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SoCDK */
|
2012-10-04 06:46:02 +00:00
|
|
|
|
2014-09-08 12:08:45 +00:00
|
|
|
/* The rest of the configuration is shared */
|
|
|
|
#include <configs/socfpga_common.h>
|
2014-06-10 06:11:04 +00:00
|
|
|
|
2014-09-08 12:08:45 +00:00
|
|
|
#endif /* __CONFIG_SOCFPGA_CYCLONE5_H__ */
|