2012-10-04 06:46:02 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2012 Altera Corporation <www.altera.com>
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2012-10-04 06:46:02 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _RESET_MANAGER_H_
|
|
|
|
#define _RESET_MANAGER_H_
|
|
|
|
|
|
|
|
void reset_cpu(ulong addr);
|
|
|
|
void reset_deassert_peripherals_handoff(void);
|
|
|
|
|
|
|
|
struct socfpga_reset_manager {
|
2013-08-07 15:08:03 +00:00
|
|
|
u32 status;
|
2012-10-04 06:46:02 +00:00
|
|
|
u32 ctrl;
|
2013-08-07 15:08:03 +00:00
|
|
|
u32 counts;
|
|
|
|
u32 padding1;
|
2012-10-04 06:46:02 +00:00
|
|
|
u32 mpu_mod_reset;
|
|
|
|
u32 per_mod_reset;
|
|
|
|
u32 per2_mod_reset;
|
|
|
|
u32 brg_mod_reset;
|
|
|
|
};
|
|
|
|
|
2013-08-07 15:08:03 +00:00
|
|
|
#if defined(CONFIG_SOCFPGA_VIRTUAL_TARGET)
|
|
|
|
#define RSTMGR_CTRL_SWWARMRSTREQ_LSB 2
|
|
|
|
#else
|
2012-10-04 06:46:02 +00:00
|
|
|
#define RSTMGR_CTRL_SWWARMRSTREQ_LSB 1
|
2013-08-07 15:08:03 +00:00
|
|
|
#endif
|
2012-10-04 06:46:02 +00:00
|
|
|
|
|
|
|
#endif /* _RESET_MANAGER_H_ */
|