2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2017-06-01 10:00:55 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2016 Rockchip Electronics Co., Ltd
|
|
|
|
*/
|
|
|
|
#ifndef __CONFIG_RV1108_COMMON_H
|
|
|
|
#define __CONFIG_RV1108_COMMON_H
|
|
|
|
|
2019-03-28 03:01:23 +00:00
|
|
|
#include <asm/arch-rockchip/hardware.h>
|
2017-06-01 10:00:55 +00:00
|
|
|
#include "rockchip-common.h"
|
|
|
|
|
2019-07-22 11:59:09 +00:00
|
|
|
#define CONFIG_IRAM_BASE 0x10080000
|
|
|
|
|
2017-06-01 10:00:55 +00:00
|
|
|
#define CONFIG_SYS_TIMER_RATE (24 * 1000 * 1000)
|
|
|
|
/* TIMER1,initialized by ddr initialize code */
|
|
|
|
#define CONFIG_SYS_TIMER_BASE 0x10350020
|
|
|
|
#define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMER_BASE + 8)
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x60000000
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE + 0x100000)
|
|
|
|
|
2017-08-09 03:36:27 +00:00
|
|
|
/* rockchip ohci host driver */
|
|
|
|
#define CONFIG_USB_OHCI_NEW
|
|
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
|
2017-06-01 10:00:55 +00:00
|
|
|
#endif
|
2018-11-30 13:34:17 +00:00
|
|
|
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
|
|
"scriptaddr=0x60000000\0" \
|
|
|
|
"fdt_addr_r=0x61f00000\0" \
|
|
|
|
"kernel_addr_r=0x62000000\0" \
|
|
|
|
"ramdisk_addr_r=0x64000000\0"
|
|
|
|
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
|
|
|
"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
|
|
|
|
"partitions=" PARTS_DEFAULT \
|
|
|
|
BOOTENV
|
|
|
|
#endif
|