2019-05-31 15:56:39 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
|
|
/*
|
|
|
|
* Copyright 2019 Toradex
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __COLIBRI_IMX8X_H
|
|
|
|
#define __COLIBRI_IMX8X_H
|
|
|
|
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
#include <linux/sizes.h>
|
2020-05-10 17:40:09 +00:00
|
|
|
#include <linux/stringify.h>
|
2019-05-31 15:56:39 +00:00
|
|
|
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_ADDR 0
|
|
|
|
#define USDHC1_BASE_ADDR 0x5b010000
|
|
|
|
#define USDHC2_BASE_ADDR 0x5b020000
|
|
|
|
|
|
|
|
#define CONFIG_IPADDR 192.168.10.2
|
|
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
|
|
#define CONFIG_SERVERIP 192.168.10.1
|
|
|
|
|
|
|
|
#define MEM_LAYOUT_ENV_SETTINGS \
|
|
|
|
"fdt_addr_r=0x83000000\0" \
|
|
|
|
"kernel_addr_r=0x81000000\0" \
|
|
|
|
"ramdisk_addr_r=0x83800000\0" \
|
|
|
|
"scriptaddr=0x80800000\0"
|
|
|
|
|
|
|
|
#ifdef CONFIG_AHAB_BOOT
|
|
|
|
#define AHAB_ENV "sec_boot=yes\0"
|
|
|
|
#else
|
|
|
|
#define AHAB_ENV "sec_boot=no\0"
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Boot M4 */
|
|
|
|
#define M4_BOOT_ENV \
|
|
|
|
"m4_0_image=m4_0.bin\0" \
|
|
|
|
"loadm4image_0=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} " \
|
|
|
|
"${m4_0_image}\0" \
|
|
|
|
"m4boot_0=run loadm4image_0; dcache flush; bootaux ${loadaddr} 0\0" \
|
|
|
|
|
|
|
|
#define MFG_NAND_PARTITION ""
|
|
|
|
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
|
|
func(MMC, mmc, 1) \
|
|
|
|
func(MMC, mmc, 0) \
|
|
|
|
func(DHCP, dhcp, na)
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#undef BOOTENV_RUN_NET_USB_START
|
|
|
|
#define BOOTENV_RUN_NET_USB_START ""
|
|
|
|
|
|
|
|
#define CONFIG_MFG_ENV_SETTINGS \
|
2020-06-16 19:20:01 +00:00
|
|
|
"mfgtool_args=setenv bootargs ${consoleargs} " \
|
2019-05-31 15:56:39 +00:00
|
|
|
"rdinit=/linuxrc g_mass_storage.stall=0 " \
|
|
|
|
"g_mass_storage.removable=1 g_mass_storage.idVendor=0x066F " \
|
|
|
|
"g_mass_storage.idProduct=0x37FF " \
|
|
|
|
"g_mass_storage.iSerialNumber=\"\" " MFG_NAND_PARTITION \
|
|
|
|
"${vidargs} clk_ignore_unused\0" \
|
|
|
|
"initrd_addr=0x83800000\0" \
|
|
|
|
"initrd_high=0xffffffff\0" \
|
|
|
|
"bootcmd_mfg=run mfgtool_args;booti ${loadaddr} ${initrd_addr} " \
|
|
|
|
"${fdt_addr};\0" \
|
|
|
|
|
|
|
|
/* Initial environment variables */
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
|
|
AHAB_ENV \
|
|
|
|
BOOTENV \
|
|
|
|
CONFIG_MFG_ENV_SETTINGS \
|
|
|
|
M4_BOOT_ENV \
|
|
|
|
MEM_LAYOUT_ENV_SETTINGS \
|
2019-08-23 17:00:48 +00:00
|
|
|
"boot_file=Image\0" \
|
2022-04-13 09:33:27 +00:00
|
|
|
"boot_script_dhcp=boot.scr\0" \
|
2020-06-16 19:20:01 +00:00
|
|
|
"consoleargs=console=ttyLP3,${baudrate} earlycon\0" \
|
2019-05-31 15:56:39 +00:00
|
|
|
"fdt_addr=0x83000000\0" \
|
|
|
|
"fdt_file=fsl-imx8qxp-colibri-dsihdmi-eval-v3.dtb\0" \
|
|
|
|
"fdtfile=fsl-imx8qxp-colibri-dsihdmi-eval-v3.dtb\0" \
|
|
|
|
"finduuid=part uuid mmc ${mmcdev}:2 uuid\0" \
|
|
|
|
"image=Image\0" \
|
|
|
|
"initrd_addr=0x83800000\0" \
|
|
|
|
"initrd_high=0xffffffffffffffff\0" \
|
2020-06-16 19:20:01 +00:00
|
|
|
"mmcargs=setenv bootargs ${consoleargs} " \
|
2019-05-31 15:56:39 +00:00
|
|
|
"root=PARTUUID=${uuid} rootwait " \
|
|
|
|
"mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
|
2021-12-11 19:55:52 +00:00
|
|
|
"mmcpart=1\0" \
|
2019-05-31 15:56:39 +00:00
|
|
|
"panel=NULL\0" \
|
|
|
|
"script=boot.scr\0" \
|
|
|
|
"update_uboot=askenv confirm Did you load u-boot-dtb.imx (y/N)?; " \
|
|
|
|
"if test \"$confirm\" = \"y\"; then " \
|
|
|
|
"setexpr blkcnt ${filesize} + 0x1ff && setexpr blkcnt " \
|
|
|
|
"${blkcnt} / 0x200; mmc dev 0 1; mmc write ${loadaddr} 0x0 " \
|
|
|
|
"${blkcnt}; fi\0" \
|
|
|
|
"vidargs=video=imxdpufb5:off video=imxdpufb6:off video=imxdpufb7:off\0"
|
|
|
|
|
|
|
|
/* Link Definitions */
|
|
|
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x80200000
|
|
|
|
|
|
|
|
/* Environment in eMMC, before config block at the end of 1st "boot sector" */
|
|
|
|
|
|
|
|
/* On Colibri iMX8X USDHC1 is eMMC, USDHC2 is 4-bit SD */
|
|
|
|
#define CONFIG_SYS_FSL_USDHC_NUM 2
|
|
|
|
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN SZ_64M /* Increase max gunzip size */
|
|
|
|
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x80000000
|
|
|
|
#define PHYS_SDRAM_1 0x80000000
|
|
|
|
#define PHYS_SDRAM_2 0x880000000
|
|
|
|
#define PHYS_SDRAM_1_SIZE SZ_2G /* 2 GB */
|
|
|
|
#define PHYS_SDRAM_2_SIZE 0x00000000 /* 0 GB */
|
|
|
|
|
|
|
|
/* Generic Timer Definitions */
|
|
|
|
|
|
|
|
#define BOOTAUX_RESERVED_MEM_BASE 0x88000000
|
|
|
|
#define BOOTAUX_RESERVED_MEM_SIZE SZ_128M /* Reserve from second 128MB */
|
|
|
|
|
|
|
|
#endif /* __COLIBRI_IMX8X_H */
|