mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 12:45:42 +00:00
92 lines
2.6 KiB
C
92 lines
2.6 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2016-2018 Intel Corporation <www.intel.com>
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
#include <asm/arch/system_manager.h>
|
||
|
|
|
||
|
|
DECLARE_GLOBAL_DATA_PTR;
|
||
|
|
|
||
|
|
static struct socfpga_system_manager *sysmgr_regs =
|
||
|
|
(struct socfpga_system_manager *)SOCFPGA_SYSMGR_ADDRESS;
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Configure all the pin muxes
|
||
|
|
*/
|
||
|
|
void sysmgr_pinmux_init(void)
|
||
|
|
{
|
||
|
|
populate_sysmgr_pinmux();
|
||
|
|
populate_sysmgr_fpgaintf_module();
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Populate the value for SYSMGR.FPGAINTF.MODULE based on pinmux setting.
|
||
|
|
* The value is not wrote to SYSMGR.FPGAINTF.MODULE but
|
||
|
|
* CONFIG_SYSMGR_ISWGRP_HANDOFF.
|
||
|
|
*/
|
||
|
|
void populate_sysmgr_fpgaintf_module(void)
|
||
|
|
{
|
||
|
|
u32 handoff_val = 0;
|
||
|
|
|
||
|
|
/* Enable the signal for those HPS peripherals that use FPGA. */
|
||
|
|
if (readl(&sysmgr_regs->nandusefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_NAND;
|
||
|
|
if (readl(&sysmgr_regs->sdmmcusefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_SDMMC;
|
||
|
|
if (readl(&sysmgr_regs->spim0usefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_SPIM0;
|
||
|
|
if (readl(&sysmgr_regs->spim1usefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_SPIM1;
|
||
|
|
writel(handoff_val, &sysmgr_regs->fpgaintf_en_2);
|
||
|
|
|
||
|
|
handoff_val = 0;
|
||
|
|
if (readl(&sysmgr_regs->rgmii0usefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_EMAC0;
|
||
|
|
if (readl(&sysmgr_regs->rgmii1usefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_EMAC1;
|
||
|
|
if (readl(&sysmgr_regs->rgmii2usefpga) == SYSMGR_FPGAINTF_USEFPGA)
|
||
|
|
handoff_val |= SYSMGR_FPGAINTF_EMAC2;
|
||
|
|
writel(handoff_val, &sysmgr_regs->fpgaintf_en_3);
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Configure all the pin muxes
|
||
|
|
*/
|
||
|
|
void populate_sysmgr_pinmux(void)
|
||
|
|
{
|
||
|
|
const u32 *sys_mgr_table_u32;
|
||
|
|
unsigned int len, i;
|
||
|
|
|
||
|
|
/* setup the pin sel */
|
||
|
|
sysmgr_pinmux_table_sel(&sys_mgr_table_u32, &len);
|
||
|
|
for (i = 0; i < len; i = i + 2) {
|
||
|
|
writel(sys_mgr_table_u32[i + 1],
|
||
|
|
sys_mgr_table_u32[i] + (u8 *)&sysmgr_regs->pinsel0[0]);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* setup the pin ctrl */
|
||
|
|
sysmgr_pinmux_table_ctrl(&sys_mgr_table_u32, &len);
|
||
|
|
for (i = 0; i < len; i = i + 2) {
|
||
|
|
writel(sys_mgr_table_u32[i + 1],
|
||
|
|
sys_mgr_table_u32[i] + (u8 *)&sysmgr_regs->ioctrl0[0]);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* setup the fpga use */
|
||
|
|
sysmgr_pinmux_table_fpga(&sys_mgr_table_u32, &len);
|
||
|
|
for (i = 0; i < len; i = i + 2) {
|
||
|
|
writel(sys_mgr_table_u32[i + 1],
|
||
|
|
sys_mgr_table_u32[i] +
|
||
|
|
(u8 *)&sysmgr_regs->rgmii0usefpga);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* setup the IO delay */
|
||
|
|
sysmgr_pinmux_table_delay(&sys_mgr_table_u32, &len);
|
||
|
|
for (i = 0; i < len; i = i + 2) {
|
||
|
|
writel(sys_mgr_table_u32[i + 1],
|
||
|
|
sys_mgr_table_u32[i] + (u8 *)&sysmgr_regs->iodelay0[0]);
|
||
|
|
}
|
||
|
|
}
|