2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2015-08-30 22:55:27 +00:00
|
|
|
/*
|
|
|
|
* (C) Copyright 2015 Google, Inc
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _ASM_ARCH_GPIO_H
|
|
|
|
#define _ASM_ARCH_GPIO_H
|
|
|
|
|
|
|
|
struct rockchip_gpio_regs {
|
|
|
|
u32 swport_dr;
|
|
|
|
u32 swport_ddr;
|
|
|
|
u32 reserved0[(0x30 - 0x08) / 4];
|
|
|
|
u32 inten;
|
|
|
|
u32 intmask;
|
|
|
|
u32 inttype_level;
|
|
|
|
u32 int_polarity;
|
|
|
|
u32 int_status;
|
|
|
|
u32 int_rawstatus;
|
|
|
|
u32 debounce;
|
|
|
|
u32 porta_eoi;
|
|
|
|
u32 ext_port;
|
|
|
|
u32 reserved1[(0x60 - 0x54) / 4];
|
|
|
|
u32 ls_sync;
|
|
|
|
};
|
|
|
|
check_member(rockchip_gpio_regs, ls_sync, 0x60);
|
|
|
|
|
2019-01-21 21:53:33 +00:00
|
|
|
enum gpio_pu_pd {
|
|
|
|
GPIO_PULL_NORMAL = 0,
|
|
|
|
GPIO_PULL_UP,
|
|
|
|
GPIO_PULL_DOWN,
|
|
|
|
GPIO_PULL_REPEAT,
|
|
|
|
};
|
|
|
|
|
2015-08-30 22:55:27 +00:00
|
|
|
#endif
|