2013-07-04 06:59:17 +00:00
|
|
|
/*
|
|
|
|
|
* Common APIs for EXYNOS based board
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2013 Samsung Electronics
|
|
|
|
|
* Rajeshwari Shinde <rajeshwari.s@samsung.com>
|
|
|
|
|
*
|
|
|
|
|
* See file CREDITS for list of people who contributed to this
|
|
|
|
|
* project.
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
|
*/
|
|
|
|
|
|
2015-02-20 07:57:20 +00:00
|
|
|
#include <asm/arch/system.h>
|
|
|
|
|
|
2013-07-04 06:59:17 +00:00
|
|
|
#define DMC_OFFSET 0x10000
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Memory initialization
|
|
|
|
|
*
|
|
|
|
|
* @param reset Reset PHY during initialization.
|
|
|
|
|
*/
|
|
|
|
|
void mem_ctrl_init(int reset);
|
|
|
|
|
|
|
|
|
|
/* System Clock initialization */
|
|
|
|
|
void system_clock_init(void);
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Init subsystems according to the reset status
|
|
|
|
|
*
|
|
|
|
|
* @return 0 for a normal boot, non-zero for a resume
|
|
|
|
|
*/
|
|
|
|
|
int do_lowlevel_init(void);
|
|
|
|
|
|
|
|
|
|
void sdelay(unsigned long);
|
2015-02-20 07:57:20 +00:00
|
|
|
|
|
|
|
|
enum l2_cache_params {
|
|
|
|
|
CACHE_DATA_RAM_LATENCY_2_CYCLES = (2 << 0),
|
|
|
|
|
CACHE_DATA_RAM_LATENCY_3_CYCLES = (3 << 0),
|
|
|
|
|
CACHE_DISABLE_CLEAN_EVICT = (1 << 3),
|
|
|
|
|
CACHE_DATA_RAM_SETUP = (1 << 5),
|
|
|
|
|
CACHE_TAG_RAM_LATENCY_2_CYCLES = (2 << 6),
|
|
|
|
|
CACHE_TAG_RAM_LATENCY_3_CYCLES = (3 << 6),
|
|
|
|
|
CACHE_ENABLE_HAZARD_DETECT = (1 << 7),
|
|
|
|
|
CACHE_TAG_RAM_SETUP = (1 << 9),
|
|
|
|
|
CACHE_ECC_AND_PARITY = (1 << 21),
|
|
|
|
|
CACHE_ENABLE_FORCE_L2_LOGIC = (1 << 27)
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
2015-08-03 12:28:01 +00:00
|
|
|
#if !defined(CONFIG_SYS_L2CACHE_OFF) && defined(CONFIG_EXYNOS5420)
|
2015-02-20 07:57:20 +00:00
|
|
|
/*
|
|
|
|
|
* Configure L2CTLR to get timings that keep us from hanging/crashing.
|
|
|
|
|
*
|
|
|
|
|
* Must be inline here since low_power_start() is called without a
|
|
|
|
|
* stack (!).
|
|
|
|
|
*/
|
|
|
|
|
static inline void configure_l2_ctlr(void)
|
|
|
|
|
{
|
|
|
|
|
uint32_t val;
|
|
|
|
|
|
|
|
|
|
mrc_l2_ctlr(val);
|
|
|
|
|
|
|
|
|
|
val |= CACHE_TAG_RAM_SETUP |
|
|
|
|
|
CACHE_DATA_RAM_SETUP |
|
|
|
|
|
CACHE_TAG_RAM_LATENCY_2_CYCLES |
|
|
|
|
|
CACHE_DATA_RAM_LATENCY_2_CYCLES;
|
|
|
|
|
|
2015-10-27 12:07:57 +00:00
|
|
|
if (proid_is_exynos5420() || proid_is_exynos5422()) {
|
2015-02-20 07:57:20 +00:00
|
|
|
val |= CACHE_ECC_AND_PARITY |
|
|
|
|
|
CACHE_TAG_RAM_LATENCY_3_CYCLES |
|
|
|
|
|
CACHE_DATA_RAM_LATENCY_3_CYCLES;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
mcr_l2_ctlr(val);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Configure L2ACTLR.
|
|
|
|
|
*
|
|
|
|
|
* Must be inline here since low_power_start() is called without a
|
|
|
|
|
* stack (!).
|
|
|
|
|
*/
|
|
|
|
|
static inline void configure_l2_actlr(void)
|
|
|
|
|
{
|
|
|
|
|
uint32_t val;
|
|
|
|
|
|
2015-10-27 12:07:57 +00:00
|
|
|
if (proid_is_exynos5420() || proid_is_exynos5422()) {
|
2015-02-20 07:57:20 +00:00
|
|
|
mrc_l2_aux_ctlr(val);
|
|
|
|
|
val |= CACHE_ENABLE_FORCE_L2_LOGIC |
|
|
|
|
|
CACHE_DISABLE_CLEAN_EVICT;
|
|
|
|
|
mcr_l2_aux_ctlr(val);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
#endif
|
