mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-20 03:38:43 +00:00
20 lines
629 B
Text
20 lines
629 B
Text
|
Altera SOCFPGA Arria10 FPGA Manager
|
||
|
|
|
||
|
|
Required properties:
|
||
|
|
- compatible : should contain "altr,socfpga-a10-fpga-mgr"
|
||
|
|
- reg : base address and size for memory mapped io.
|
||
|
|
- The first index is for FPGA manager register access.
|
||
|
|
- The second index is for writing FPGA configuration data.
|
||
|
|
- resets : Phandle and reset specifier for the device's reset.
|
||
|
|
- clocks : Clocks used by the device.
|
||
|
|
|
||
|
|
Example:
|
||
|
|
|
||
|
|
fpga_mgr: fpga-mgr@ffd03000 {
|
||
|
|
compatible = "altr,socfpga-a10-fpga-mgr";
|
||
|
|
reg = <0xffd03000 0x100
|
||
|
|
0xffcfe400 0x20>;
|
||
|
|
clocks = <&l4_mp_clk>;
|
||
|
|
resets = <&rst FPGAMGR_RESET>;
|
||
|
|
};
|