2013-06-16 13:39:02 +00:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2013 Marek Vasut <marex@denx.de>
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
|
* published by the Free Software Foundation; either version 2 of
|
|
|
|
|
* the License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
|
|
|
* MA 02111-1307 USA
|
|
|
|
|
*/
|
|
|
|
|
#ifndef __CONFIGS_MXS_H__
|
|
|
|
|
#define __CONFIGS_MXS_H__
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Includes
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_MX23) && defined(CONFIG_MX28)
|
|
|
|
|
#error Select either CONFIG_MX23 or CONFIG_MX28 , never both!
|
|
|
|
|
#elif !defined(CONFIG_MX23) && !defined(CONFIG_MX28)
|
|
|
|
|
#error Select one of CONFIG_MX23 or CONFIG_MX28 !
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#include <asm/arch/regs-base.h>
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_MX23)
|
|
|
|
|
#include <asm/arch/iomux-mx23.h>
|
|
|
|
|
#elif defined(CONFIG_MX28)
|
|
|
|
|
#include <asm/arch/iomux-mx28.h>
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* CPU specifics
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* Startup hooks */
|
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
|
|
|
#define CONFIG_ARCH_MISC_INIT
|
|
|
|
|
|
|
|
|
|
/* SPL */
|
|
|
|
|
#define CONFIG_SPL_NO_CPU_SUPPORT_CODE
|
|
|
|
|
#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mxs"
|
|
|
|
|
#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds"
|
|
|
|
|
#define CONFIG_SPL_LIBCOMMON_SUPPORT
|
|
|
|
|
#define CONFIG_SPL_LIBGENERIC_SUPPORT
|
2015-06-29 07:10:46 +00:00
|
|
|
#define CONFIG_SPL_SERIAL_SUPPORT
|
2013-06-16 13:39:02 +00:00
|
|
|
#define CONFIG_SPL_GPIO_SUPPORT
|
|
|
|
|
|
|
|
|
|
/* Memory sizes */
|
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */
|
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */
|
|
|
|
|
#define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */
|
|
|
|
|
|
|
|
|
|
/* OCRAM at 0x0 ; 32kB on MX23 ; 128kB on MX28 */
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x00000000
|
|
|
|
|
#if defined(CONFIG_MX23)
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (32 * 1024)
|
|
|
|
|
#elif defined(CONFIG_MX28)
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Point initial SP in SRAM so SPL can use it too. */
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_OFFSET \
|
|
|
|
|
(CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
|
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
|
|
|
(CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* We need to sacrifice first 4 bytes of RAM here to avoid triggering some
|
|
|
|
|
* strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot
|
|
|
|
|
* binary. In case there was more of this mess, 0x100 bytes are skipped.
|
arm: mxs: Adjust the load address of U-Boot and SPL for HAB
When using HAB, there are additional special requirements on the placement of
U-Boot and the U-Boot SPL in memory. To fullfill these, this patch moves the
U-Boot binary a little further from the begining of the DRAM, so the HAB CST
and IVT can be placed in front of the U-Boot binary. This is necessary, since
both the U-Boot and the IVT must be contained in single CST signature. To
make things worse, the IVT must be concatenated with one more entry at it's
end, that is the length of the entire CST signature, IVT and U-Boot binary
in memory. By placing the blocks in this order -- CST, IVT, U-Boot, we can
easily align them all and then produce the length field as needed.
As for the SPL, on i.MX23/i.MX28, the SPL size is limited to 32 KiB, thus
we place the IVT at 0x8000 offset, CST right past IVT and claim the size
is correct. The HAB library accepts this setup.
Finally, to make sure the vectoring in SPL still works even after moving
the SPL from 0x0 to 0x1000, we add a small function which copies the
vectoring code and tables to 0x0. This is fine, since the vectoring code
is position independent.
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Stefano Babic <sbabic@denx.de>
2014-03-05 19:01:13 +00:00
|
|
|
*
|
|
|
|
|
* In case of a HAB boot, we cannot for some weird reason use the first 4KiB
|
|
|
|
|
* of DRAM when loading. Moreover, we use the first 4 KiB for IVT and CST
|
|
|
|
|
* blocks, thus U-Boot starts at offset +8 KiB of DRAM start.
|
|
|
|
|
*
|
|
|
|
|
* As for the SPL, we must avoid the first 4 KiB as well, but we load the
|
|
|
|
|
* IVT and CST to 0x8000, so we don't need to waste the subsequent 4 KiB.
|
2013-06-16 13:39:02 +00:00
|
|
|
*/
|
arm: mxs: Adjust the load address of U-Boot and SPL for HAB
When using HAB, there are additional special requirements on the placement of
U-Boot and the U-Boot SPL in memory. To fullfill these, this patch moves the
U-Boot binary a little further from the begining of the DRAM, so the HAB CST
and IVT can be placed in front of the U-Boot binary. This is necessary, since
both the U-Boot and the IVT must be contained in single CST signature. To
make things worse, the IVT must be concatenated with one more entry at it's
end, that is the length of the entire CST signature, IVT and U-Boot binary
in memory. By placing the blocks in this order -- CST, IVT, U-Boot, we can
easily align them all and then produce the length field as needed.
As for the SPL, on i.MX23/i.MX28, the SPL size is limited to 32 KiB, thus
we place the IVT at 0x8000 offset, CST right past IVT and claim the size
is correct. The HAB library accepts this setup.
Finally, to make sure the vectoring in SPL still works even after moving
the SPL from 0x0 to 0x1000, we add a small function which copies the
vectoring code and tables to 0x0. This is fine, since the vectoring code
is position independent.
Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Stefano Babic <sbabic@denx.de>
2014-03-05 19:01:13 +00:00
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x40002000
|
|
|
|
|
#define CONFIG_SPL_TEXT_BASE 0x00001000
|
2013-06-16 13:39:02 +00:00
|
|
|
|
|
|
|
|
/* U-Boot general configuration */
|
|
|
|
|
#define CONFIG_SYS_LONGHELP
|
|
|
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
|
|
|
|
|
#define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
|
|
|
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
|
/* Boot argument buffer size */
|
|
|
|
|
#define CONFIG_VERSION_VARIABLE /* U-BOOT version */
|
|
|
|
|
#define CONFIG_AUTO_COMPLETE /* Command auto complete */
|
|
|
|
|
#define CONFIG_CMDLINE_EDITING /* Command history etc */
|
|
|
|
|
|
|
|
|
|
/* Booting Linux */
|
|
|
|
|
#define CONFIG_CMDLINE_TAG
|
|
|
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Drivers
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* APBH DMA */
|
|
|
|
|
#define CONFIG_APBH_DMA
|
|
|
|
|
|
|
|
|
|
/* GPIO */
|
|
|
|
|
#define CONFIG_MXS_GPIO
|
|
|
|
|
|
2013-08-16 16:24:37 +00:00
|
|
|
/*
|
|
|
|
|
* DUART Serial Driver.
|
|
|
|
|
* Conflicts with AUART driver which can be set by board.
|
|
|
|
|
*/
|
2013-06-16 13:39:02 +00:00
|
|
|
#define CONFIG_PL011_SERIAL
|
|
|
|
|
#define CONFIG_PL011_CLOCK 24000000
|
|
|
|
|
#define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
|
|
|
|
|
#define CONFIG_CONS_INDEX 0
|
|
|
|
|
/* Default baudrate can be overriden by board! */
|
|
|
|
|
#ifndef CONFIG_BAUDRATE
|
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* FEC Ethernet on SoC */
|
|
|
|
|
#ifdef CONFIG_FEC_MXC
|
|
|
|
|
#define CONFIG_MII
|
|
|
|
|
#ifndef CONFIG_ETHPRIME
|
|
|
|
|
#define CONFIG_ETHPRIME "FEC0"
|
|
|
|
|
#endif
|
|
|
|
|
#ifndef CONFIG_FEC_XCV_TYPE
|
|
|
|
|
#define CONFIG_FEC_XCV_TYPE RMII
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* I2C */
|
|
|
|
|
#ifdef CONFIG_CMD_I2C
|
2014-10-19 22:23:41 +00:00
|
|
|
#define CONFIG_SYS_I2C
|
|
|
|
|
#define CONFIG_SYS_I2C_MXS
|
2013-06-16 13:39:02 +00:00
|
|
|
#define CONFIG_HARD_I2C
|
|
|
|
|
#ifndef CONFIG_SYS_I2C_SPEED
|
|
|
|
|
#define CONFIG_SYS_I2C_SPEED 400000
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* LCD */
|
|
|
|
|
#ifdef CONFIG_VIDEO
|
|
|
|
|
#define CONFIG_CFB_CONSOLE
|
|
|
|
|
#define CONFIG_VIDEO_MXS
|
|
|
|
|
#define CONFIG_VIDEO_SW_CURSOR
|
|
|
|
|
#define CONFIG_VGA_AS_SINGLE_DEVICE
|
|
|
|
|
#define CONFIG_SYS_CONSOLE_IS_IN_ENV
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* MMC */
|
|
|
|
|
#ifdef CONFIG_CMD_MMC
|
|
|
|
|
#define CONFIG_MMC
|
|
|
|
|
#define CONFIG_GENERIC_MMC
|
|
|
|
|
#define CONFIG_BOUNCE_BUFFER
|
|
|
|
|
#define CONFIG_MXS_MMC
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* NAND */
|
|
|
|
|
#ifdef CONFIG_CMD_NAND
|
|
|
|
|
#define CONFIG_NAND_MXS
|
|
|
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
|
|
|
#define CONFIG_SYS_NAND_BASE 0x60000000
|
|
|
|
|
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
|
|
|
|
|
#endif
|
|
|
|
|
|
2014-03-06 00:52:03 +00:00
|
|
|
/* OCOTP */
|
|
|
|
|
#ifdef CONFIG_CMD_FUSE
|
|
|
|
|
#define CONFIG_MXS_OCOTP
|
|
|
|
|
#endif
|
|
|
|
|
|
2013-06-16 13:39:02 +00:00
|
|
|
/* SPI */
|
|
|
|
|
#ifdef CONFIG_CMD_SPI
|
|
|
|
|
#define CONFIG_HARD_SPI
|
|
|
|
|
#define CONFIG_MXS_SPI
|
|
|
|
|
#define CONFIG_SPI_HALF_DUPLEX
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* USB */
|
|
|
|
|
#ifdef CONFIG_CMD_USB
|
|
|
|
|
#define CONFIG_USB_EHCI
|
|
|
|
|
#define CONFIG_USB_EHCI_MXS
|
|
|
|
|
#define CONFIG_EHCI_IS_TDI
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif /* __CONFIGS_MXS_H__ */
|
