2013-03-15 10:43:48 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2013 Freescale Semiconductor, Inc.
|
2014-05-01 22:02:31 +00:00
|
|
|
* Copyright (C) 2014 O.S. Systems Software LTDA.
|
2013-03-15 10:43:48 +00:00
|
|
|
*
|
|
|
|
* Author: Fabio Estevam <fabio.estevam@freescale.com>
|
|
|
|
*
|
2013-07-08 07:37:19 +00:00
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
2013-03-15 10:43:48 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <asm/arch/clock.h>
|
2013-05-23 07:50:23 +00:00
|
|
|
#include <asm/arch/crm_regs.h>
|
2013-03-15 10:43:48 +00:00
|
|
|
#include <asm/arch/iomux.h>
|
|
|
|
#include <asm/arch/imx-regs.h>
|
|
|
|
#include <asm/arch/mx6-pins.h>
|
2013-05-23 07:50:23 +00:00
|
|
|
#include <asm/arch/mxc_hdmi.h>
|
2013-03-15 10:43:48 +00:00
|
|
|
#include <asm/arch/sys_proto.h>
|
|
|
|
#include <asm/gpio.h>
|
2017-06-29 08:16:06 +00:00
|
|
|
#include <asm/mach-imx/iomux-v3.h>
|
|
|
|
#include <asm/mach-imx/mxc_i2c.h>
|
|
|
|
#include <asm/mach-imx/boot_mode.h>
|
|
|
|
#include <asm/mach-imx/video.h>
|
|
|
|
#include <asm/mach-imx/sata.h>
|
2013-03-15 10:43:48 +00:00
|
|
|
#include <asm/io.h>
|
2014-02-26 13:47:58 +00:00
|
|
|
#include <linux/sizes.h>
|
2013-03-15 10:43:48 +00:00
|
|
|
#include <common.h>
|
|
|
|
#include <fsl_esdhc.h>
|
|
|
|
#include <mmc.h>
|
|
|
|
#include <miiphy.h>
|
|
|
|
#include <netdev.h>
|
2014-02-15 16:52:00 +00:00
|
|
|
#include <phy.h>
|
2014-02-15 16:52:01 +00:00
|
|
|
#include <input.h>
|
2014-05-01 22:02:31 +00:00
|
|
|
#include <i2c.h>
|
2013-03-15 10:43:48 +00:00
|
|
|
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
|
2013-04-26 01:34:47 +00:00
|
|
|
#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
|
|
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
|
|
|
|
PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
2013-03-15 10:43:48 +00:00
|
|
|
|
2013-04-26 01:34:47 +00:00
|
|
|
#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
|
|
|
|
PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
|
|
|
|
PAD_CTL_SRE_FAST | PAD_CTL_HYS)
|
2013-03-15 10:43:48 +00:00
|
|
|
|
2013-04-26 01:34:47 +00:00
|
|
|
#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
|
|
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
|
2013-03-15 10:43:48 +00:00
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
#define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
|
|
|
|
PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS | \
|
|
|
|
PAD_CTL_ODE | PAD_CTL_SRE_FAST)
|
|
|
|
|
2013-04-19 03:42:02 +00:00
|
|
|
#define USDHC1_CD_GPIO IMX_GPIO_NR(1, 2)
|
2013-04-19 03:42:01 +00:00
|
|
|
#define USDHC3_CD_GPIO IMX_GPIO_NR(3, 9)
|
2013-03-15 10:43:48 +00:00
|
|
|
#define ETH_PHY_RESET IMX_GPIO_NR(3, 29)
|
2015-05-21 22:24:05 +00:00
|
|
|
#define REV_DETECTION IMX_GPIO_NR(2, 28)
|
2013-03-15 10:43:48 +00:00
|
|
|
|
|
|
|
int dram_init(void)
|
|
|
|
{
|
2015-05-11 23:50:22 +00:00
|
|
|
gd->ram_size = imx_ddr_size();
|
2013-03-15 10:43:48 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static iomux_v3_cfg_t const uart1_pads[] = {
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_CSI0_DAT10__UART1_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_CSI0_DAT11__UART1_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
|
2013-03-15 10:43:48 +00:00
|
|
|
};
|
|
|
|
|
2014-02-15 16:51:58 +00:00
|
|
|
static iomux_v3_cfg_t const usdhc1_pads[] = {
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_SD1_CLK__SD1_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD1_CMD__SD1_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD1_DAT0__SD1_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD1_DAT1__SD1_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD1_DAT2__SD1_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD1_DAT3__SD1_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
2013-04-19 03:42:02 +00:00
|
|
|
/* Carrier MicroSD Card Detect */
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_GPIO_2__GPIO1_IO02 | MUX_PAD_CTRL(NO_PAD_CTRL)),
|
2013-04-19 03:42:02 +00:00
|
|
|
};
|
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
static iomux_v3_cfg_t const usdhc3_pads[] = {
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
|
2013-04-19 03:42:01 +00:00
|
|
|
/* SOM MicroSD Card Detect */
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_EIM_DA9__GPIO3_IO09 | MUX_PAD_CTRL(NO_PAD_CTRL)),
|
2013-03-15 10:43:48 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
static iomux_v3_cfg_t const enet_pads[] = {
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
|
|
|
IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
|
2013-03-15 10:43:48 +00:00
|
|
|
/* AR8031 PHY Reset */
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_EIM_D29__GPIO3_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL)),
|
2013-03-15 10:43:48 +00:00
|
|
|
};
|
|
|
|
|
2015-05-21 22:24:05 +00:00
|
|
|
static iomux_v3_cfg_t const rev_detection_pad[] = {
|
|
|
|
IOMUX_PADS(PAD_EIM_EB0__GPIO2_IO28 | MUX_PAD_CTRL(NO_PAD_CTRL)),
|
|
|
|
};
|
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
static void setup_iomux_uart(void)
|
|
|
|
{
|
2015-05-11 23:50:22 +00:00
|
|
|
SETUP_IOMUX_PADS(uart1_pads);
|
2013-03-15 10:43:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
static void setup_iomux_enet(void)
|
|
|
|
{
|
2015-05-11 23:50:22 +00:00
|
|
|
SETUP_IOMUX_PADS(enet_pads);
|
2013-03-15 10:43:48 +00:00
|
|
|
|
|
|
|
/* Reset AR8031 PHY */
|
|
|
|
gpio_direction_output(ETH_PHY_RESET, 0);
|
2016-01-05 19:02:54 +00:00
|
|
|
mdelay(10);
|
2013-03-15 10:43:48 +00:00
|
|
|
gpio_set_value(ETH_PHY_RESET, 1);
|
2016-01-05 19:02:54 +00:00
|
|
|
udelay(100);
|
2013-03-15 10:43:48 +00:00
|
|
|
}
|
|
|
|
|
2013-04-19 03:42:02 +00:00
|
|
|
static struct fsl_esdhc_cfg usdhc_cfg[2] = {
|
2013-03-15 10:43:48 +00:00
|
|
|
{USDHC3_BASE_ADDR},
|
2013-04-19 03:42:02 +00:00
|
|
|
{USDHC1_BASE_ADDR},
|
2013-03-15 10:43:48 +00:00
|
|
|
};
|
|
|
|
|
2013-04-19 03:42:01 +00:00
|
|
|
int board_mmc_getcd(struct mmc *mmc)
|
|
|
|
{
|
|
|
|
struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
switch (cfg->esdhc_base) {
|
2013-04-19 03:42:02 +00:00
|
|
|
case USDHC1_BASE_ADDR:
|
|
|
|
ret = !gpio_get_value(USDHC1_CD_GPIO);
|
|
|
|
break;
|
2013-04-19 03:42:01 +00:00
|
|
|
case USDHC3_BASE_ADDR:
|
|
|
|
ret = !gpio_get_value(USDHC3_CD_GPIO);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
int board_mmc_init(bd_t *bis)
|
|
|
|
{
|
2014-11-15 16:50:26 +00:00
|
|
|
int ret;
|
2013-04-19 03:42:02 +00:00
|
|
|
u32 index = 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Following map is done:
|
2016-02-06 03:30:11 +00:00
|
|
|
* (U-Boot device node) (Physical Port)
|
2013-04-19 03:42:02 +00:00
|
|
|
* mmc0 SOM MicroSD
|
|
|
|
* mmc1 Carrier board MicroSD
|
|
|
|
*/
|
|
|
|
for (index = 0; index < CONFIG_SYS_FSL_USDHC_NUM; ++index) {
|
|
|
|
switch (index) {
|
|
|
|
case 0:
|
2015-05-11 23:50:22 +00:00
|
|
|
SETUP_IOMUX_PADS(usdhc3_pads);
|
2013-04-19 03:42:02 +00:00
|
|
|
usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
|
|
|
|
usdhc_cfg[0].max_bus_width = 4;
|
|
|
|
gpio_direction_input(USDHC3_CD_GPIO);
|
|
|
|
break;
|
|
|
|
case 1:
|
2015-05-11 23:50:22 +00:00
|
|
|
SETUP_IOMUX_PADS(usdhc1_pads);
|
2013-04-19 03:42:02 +00:00
|
|
|
usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC_CLK);
|
|
|
|
usdhc_cfg[1].max_bus_width = 4;
|
|
|
|
gpio_direction_input(USDHC1_CD_GPIO);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf("Warning: you configured more USDHC controllers"
|
|
|
|
"(%d) then supported by the board (%d)\n",
|
|
|
|
index + 1, CONFIG_SYS_FSL_USDHC_NUM);
|
2014-11-15 16:50:26 +00:00
|
|
|
return -EINVAL;
|
2013-04-19 03:42:02 +00:00
|
|
|
}
|
|
|
|
|
2014-11-15 16:50:26 +00:00
|
|
|
ret = fsl_esdhc_initialize(bis, &usdhc_cfg[index]);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
2013-04-19 03:42:02 +00:00
|
|
|
}
|
2013-03-25 09:13:34 +00:00
|
|
|
|
2014-11-15 16:50:26 +00:00
|
|
|
return 0;
|
2013-03-15 10:43:48 +00:00
|
|
|
}
|
|
|
|
|
2016-11-01 16:58:16 +00:00
|
|
|
static int ar8031_phy_fixup(struct phy_device *phydev)
|
|
|
|
{
|
|
|
|
unsigned short val;
|
|
|
|
|
|
|
|
/* To enable AR8031 ouput a 125MHz clk from CLK_25M */
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x7);
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, 0x8016);
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xd, 0x4007);
|
|
|
|
|
|
|
|
val = phy_read(phydev, MDIO_DEVAD_NONE, 0xe);
|
|
|
|
val &= 0xffe3;
|
|
|
|
val |= 0x18;
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0xe, val);
|
|
|
|
|
|
|
|
/* introduce tx clock delay */
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x5);
|
|
|
|
val = phy_read(phydev, MDIO_DEVAD_NONE, 0x1e);
|
|
|
|
val |= 0x0100;
|
|
|
|
phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, val);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int board_phy_config(struct phy_device *phydev)
|
|
|
|
{
|
|
|
|
ar8031_phy_fixup(phydev);
|
|
|
|
|
|
|
|
if (phydev->drv->config)
|
|
|
|
phydev->drv->config(phydev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-05-23 07:50:23 +00:00
|
|
|
#if defined(CONFIG_VIDEO_IPUV3)
|
2015-05-11 23:50:22 +00:00
|
|
|
struct i2c_pads_info mx6q_i2c2_pad_info = {
|
2014-05-01 22:02:31 +00:00
|
|
|
.scl = {
|
2015-05-11 23:50:22 +00:00
|
|
|
.i2c_mode = MX6Q_PAD_KEY_COL3__I2C2_SCL
|
2014-05-01 22:02:31 +00:00
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
2015-05-11 23:50:22 +00:00
|
|
|
.gpio_mode = MX6Q_PAD_KEY_COL3__GPIO4_IO12
|
2014-05-01 22:02:31 +00:00
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
|
|
.gp = IMX_GPIO_NR(4, 12)
|
|
|
|
},
|
|
|
|
.sda = {
|
2015-05-11 23:50:22 +00:00
|
|
|
.i2c_mode = MX6Q_PAD_KEY_ROW3__I2C2_SDA
|
2014-05-01 22:02:31 +00:00
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
2015-05-11 23:50:22 +00:00
|
|
|
.gpio_mode = MX6Q_PAD_KEY_ROW3__GPIO4_IO13
|
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
|
|
.gp = IMX_GPIO_NR(4, 13)
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
struct i2c_pads_info mx6dl_i2c2_pad_info = {
|
|
|
|
.scl = {
|
|
|
|
.i2c_mode = MX6DL_PAD_KEY_COL3__I2C2_SCL
|
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
|
|
.gpio_mode = MX6DL_PAD_KEY_COL3__GPIO4_IO12
|
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
|
|
.gp = IMX_GPIO_NR(4, 12)
|
|
|
|
},
|
|
|
|
.sda = {
|
|
|
|
.i2c_mode = MX6DL_PAD_KEY_ROW3__I2C2_SDA
|
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
|
|
.gpio_mode = MX6DL_PAD_KEY_ROW3__GPIO4_IO13
|
2014-05-01 22:02:31 +00:00
|
|
|
| MUX_PAD_CTRL(I2C_PAD_CTRL),
|
|
|
|
.gp = IMX_GPIO_NR(4, 13)
|
|
|
|
}
|
2013-05-23 07:50:23 +00:00
|
|
|
};
|
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
static iomux_v3_cfg_t const fwadapt_7wvga_pads[] = {
|
2015-05-11 23:50:22 +00:00
|
|
|
IOMUX_PADS(PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK),
|
|
|
|
IOMUX_PADS(PAD_DI0_PIN2__IPU1_DI0_PIN02), /* HSync */
|
|
|
|
IOMUX_PADS(PAD_DI0_PIN3__IPU1_DI0_PIN03), /* VSync */
|
|
|
|
IOMUX_PADS(PAD_DI0_PIN4__IPU1_DI0_PIN04 | MUX_PAD_CTRL(PAD_CTL_DSE_120ohm)), /* Contrast */
|
|
|
|
IOMUX_PADS(PAD_DI0_PIN15__IPU1_DI0_PIN15), /* DISP0_DRDY */
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT0__IPU1_DISP0_DATA00),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT1__IPU1_DISP0_DATA01),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT2__IPU1_DISP0_DATA02),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT3__IPU1_DISP0_DATA03),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT4__IPU1_DISP0_DATA04),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT5__IPU1_DISP0_DATA05),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT6__IPU1_DISP0_DATA06),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT7__IPU1_DISP0_DATA07),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT8__IPU1_DISP0_DATA08),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT9__IPU1_DISP0_DATA09),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT10__IPU1_DISP0_DATA10),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT11__IPU1_DISP0_DATA11),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT12__IPU1_DISP0_DATA12),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT13__IPU1_DISP0_DATA13),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT14__IPU1_DISP0_DATA14),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT15__IPU1_DISP0_DATA15),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT16__IPU1_DISP0_DATA16),
|
|
|
|
IOMUX_PADS(PAD_DISP0_DAT17__IPU1_DISP0_DATA17),
|
|
|
|
IOMUX_PADS(PAD_SD4_DAT2__GPIO2_IO10 | MUX_PAD_CTRL(NO_PAD_CTRL)), /* DISP0_BKLEN */
|
|
|
|
IOMUX_PADS(PAD_SD4_DAT3__GPIO2_IO11 | MUX_PAD_CTRL(NO_PAD_CTRL)), /* DISP0_VDDEN */
|
2014-05-01 22:02:31 +00:00
|
|
|
};
|
2013-05-23 07:50:23 +00:00
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
static void do_enable_hdmi(struct display_info_t const *dev)
|
|
|
|
{
|
|
|
|
imx_enable_hdmi_phy();
|
|
|
|
}
|
2013-05-23 07:50:23 +00:00
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
static int detect_i2c(struct display_info_t const *dev)
|
|
|
|
{
|
|
|
|
return (0 == i2c_set_bus_num(dev->bus)) &&
|
|
|
|
(0 == i2c_probe(dev->addr));
|
|
|
|
}
|
2013-05-23 07:50:23 +00:00
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
static void enable_fwadapt_7wvga(struct display_info_t const *dev)
|
|
|
|
{
|
2015-05-11 23:50:22 +00:00
|
|
|
SETUP_IOMUX_PADS(fwadapt_7wvga_pads);
|
2013-05-23 07:50:23 +00:00
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
gpio_direction_output(IMX_GPIO_NR(2, 10), 1);
|
|
|
|
gpio_direction_output(IMX_GPIO_NR(2, 11), 1);
|
2013-05-23 07:50:23 +00:00
|
|
|
}
|
|
|
|
|
2014-05-01 22:02:31 +00:00
|
|
|
struct display_info_t const displays[] = {{
|
|
|
|
.bus = -1,
|
|
|
|
.addr = 0,
|
|
|
|
.pixfmt = IPU_PIX_FMT_RGB24,
|
|
|
|
.detect = detect_hdmi,
|
|
|
|
.enable = do_enable_hdmi,
|
|
|
|
.mode = {
|
|
|
|
.name = "HDMI",
|
|
|
|
.refresh = 60,
|
|
|
|
.xres = 1024,
|
|
|
|
.yres = 768,
|
|
|
|
.pixclock = 15385,
|
|
|
|
.left_margin = 220,
|
|
|
|
.right_margin = 40,
|
|
|
|
.upper_margin = 21,
|
|
|
|
.lower_margin = 7,
|
|
|
|
.hsync_len = 60,
|
|
|
|
.vsync_len = 10,
|
|
|
|
.sync = FB_SYNC_EXT,
|
|
|
|
.vmode = FB_VMODE_NONINTERLACED
|
|
|
|
} }, {
|
|
|
|
.bus = 1,
|
|
|
|
.addr = 0x10,
|
|
|
|
.pixfmt = IPU_PIX_FMT_RGB666,
|
|
|
|
.detect = detect_i2c,
|
|
|
|
.enable = enable_fwadapt_7wvga,
|
|
|
|
.mode = {
|
|
|
|
.name = "FWBADAPT-LCD-F07A-0102",
|
|
|
|
.refresh = 60,
|
|
|
|
.xres = 800,
|
|
|
|
.yres = 480,
|
|
|
|
.pixclock = 33260,
|
|
|
|
.left_margin = 128,
|
|
|
|
.right_margin = 128,
|
|
|
|
.upper_margin = 22,
|
|
|
|
.lower_margin = 22,
|
|
|
|
.hsync_len = 1,
|
|
|
|
.vsync_len = 1,
|
|
|
|
.sync = 0,
|
|
|
|
.vmode = FB_VMODE_NONINTERLACED
|
|
|
|
} } };
|
|
|
|
size_t display_count = ARRAY_SIZE(displays);
|
|
|
|
|
2013-05-23 07:50:23 +00:00
|
|
|
static void setup_display(void)
|
|
|
|
{
|
|
|
|
struct mxc_ccm_reg *mxc_ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;
|
|
|
|
int reg;
|
|
|
|
|
2013-07-25 17:12:13 +00:00
|
|
|
enable_ipu_clock();
|
|
|
|
imx_setup_hdmi();
|
2013-05-23 07:50:23 +00:00
|
|
|
|
|
|
|
reg = readl(&mxc_ccm->chsccdr);
|
|
|
|
reg |= (CHSCCDR_CLK_SEL_LDB_DI0
|
2013-07-25 17:12:13 +00:00
|
|
|
<< MXC_CCM_CHSCCDR_IPU1_DI0_CLK_SEL_OFFSET);
|
2013-05-23 07:50:23 +00:00
|
|
|
writel(reg, &mxc_ccm->chsccdr);
|
2014-05-01 22:02:31 +00:00
|
|
|
|
|
|
|
/* Disable LCD backlight */
|
2015-05-11 23:50:22 +00:00
|
|
|
SETUP_IOMUX_PAD(PAD_DI0_PIN4__GPIO4_IO20);
|
2014-05-01 22:02:31 +00:00
|
|
|
gpio_direction_input(IMX_GPIO_NR(4, 20));
|
2013-05-23 07:50:23 +00:00
|
|
|
}
|
|
|
|
#endif /* CONFIG_VIDEO_IPUV3 */
|
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
int board_eth_init(bd_t *bis)
|
|
|
|
{
|
|
|
|
setup_iomux_enet();
|
|
|
|
|
2014-01-04 19:36:28 +00:00
|
|
|
return cpu_eth_init(bis);
|
2013-03-15 10:43:48 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
int board_early_init_f(void)
|
|
|
|
{
|
|
|
|
setup_iomux_uart();
|
2013-05-23 07:50:23 +00:00
|
|
|
#if defined(CONFIG_VIDEO_IPUV3)
|
|
|
|
setup_display();
|
|
|
|
#endif
|
2017-06-15 03:28:25 +00:00
|
|
|
#ifdef CONFIG_SATA
|
2016-06-09 08:33:27 +00:00
|
|
|
/* Only mx6q wandboard has SATA */
|
|
|
|
if (is_cpu_type(MXC_CPU_MX6Q))
|
|
|
|
setup_sata();
|
|
|
|
#endif
|
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-05-23 07:50:23 +00:00
|
|
|
/*
|
|
|
|
* Do not overwrite the console
|
|
|
|
* Use always serial for U-Boot console
|
|
|
|
*/
|
|
|
|
int overwrite_console(void)
|
|
|
|
{
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
2013-04-19 03:42:03 +00:00
|
|
|
#ifdef CONFIG_CMD_BMODE
|
|
|
|
static const struct boot_mode board_boot_modes[] = {
|
|
|
|
/* 4 bit bus width */
|
|
|
|
{"mmc0", MAKE_CFGVAL(0x40, 0x30, 0x00, 0x00)},
|
|
|
|
{"mmc1", MAKE_CFGVAL(0x40, 0x20, 0x00, 0x00)},
|
|
|
|
{NULL, 0},
|
|
|
|
};
|
|
|
|
#endif
|
|
|
|
|
2015-05-21 22:24:05 +00:00
|
|
|
static bool is_revc1(void)
|
|
|
|
{
|
|
|
|
SETUP_IOMUX_PADS(rev_detection_pad);
|
|
|
|
gpio_direction_input(REV_DETECTION);
|
|
|
|
|
|
|
|
if (gpio_get_value(REV_DETECTION))
|
|
|
|
return true;
|
|
|
|
else
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2013-04-19 03:42:03 +00:00
|
|
|
int board_late_init(void)
|
|
|
|
{
|
|
|
|
#ifdef CONFIG_CMD_BMODE
|
|
|
|
add_board_boot_modes(board_boot_modes);
|
|
|
|
#endif
|
|
|
|
|
2015-05-11 23:50:22 +00:00
|
|
|
#ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
|
2016-07-22 12:11:02 +00:00
|
|
|
if (is_mx6dq())
|
2015-05-11 23:50:22 +00:00
|
|
|
setenv("board_rev", "MX6Q");
|
|
|
|
else
|
|
|
|
setenv("board_rev", "MX6DL");
|
2015-05-21 22:24:05 +00:00
|
|
|
|
|
|
|
if (is_revc1())
|
|
|
|
setenv("board_name", "C1");
|
|
|
|
else
|
|
|
|
setenv("board_name", "B1");
|
2015-05-11 23:50:22 +00:00
|
|
|
#endif
|
2013-04-19 03:42:03 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
int board_init(void)
|
|
|
|
{
|
|
|
|
/* address of boot parameters */
|
|
|
|
gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
|
|
|
|
|
2016-11-25 20:42:53 +00:00
|
|
|
#if defined(CONFIG_VIDEO_IPUV3)
|
2015-05-11 23:50:22 +00:00
|
|
|
setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6dl_i2c2_pad_info);
|
2016-07-22 12:11:02 +00:00
|
|
|
if (is_mx6dq())
|
2015-05-11 23:50:22 +00:00
|
|
|
setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6q_i2c2_pad_info);
|
|
|
|
else
|
|
|
|
setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &mx6dl_i2c2_pad_info);
|
2016-11-25 20:42:53 +00:00
|
|
|
#endif
|
2014-05-01 22:02:31 +00:00
|
|
|
|
2013-03-15 10:43:48 +00:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int checkboard(void)
|
|
|
|
{
|
2015-05-21 22:24:05 +00:00
|
|
|
if (is_revc1())
|
|
|
|
puts("Board: Wandboard rev C1\n");
|
|
|
|
else
|
|
|
|
puts("Board: Wandboard rev B1\n");
|
2013-03-15 10:43:48 +00:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|