2018-05-06 22:27:01 +00:00
|
|
|
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
2015-11-11 09:58:38 +00:00
|
|
|
/*
|
|
|
|
* Device Tree Include file for Freescale Layerscape-1043A family SoC.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2015, Freescale Semiconductor
|
|
|
|
*
|
|
|
|
* Mingkai Hu <Mingkai.hu@freescale.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "fsl-ls1043a.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "LS1043A QDS Board";
|
2016-02-01 05:09:16 +00:00
|
|
|
aliases {
|
|
|
|
spi0 = &qspi;
|
|
|
|
spi1 = &dspi0;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&dspi0 {
|
|
|
|
bus-num = <0>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
dflash0: n25q128a {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2019-02-10 10:16:20 +00:00
|
|
|
compatible = "jedec,spi-nor";
|
2016-02-01 05:09:16 +00:00
|
|
|
spi-max-frequency = <1000000>; /* input clock */
|
2016-03-23 11:11:36 +00:00
|
|
|
spi-cpol;
|
|
|
|
spi-cpha;
|
|
|
|
reg = <0>;
|
2016-02-01 05:09:16 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
dflash1: sst25wf040b {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2019-02-10 10:16:20 +00:00
|
|
|
compatible = "jedec,spi-nor";
|
2016-02-01 05:09:16 +00:00
|
|
|
spi-max-frequency = <3500000>;
|
2016-03-23 11:11:36 +00:00
|
|
|
spi-cpol;
|
|
|
|
spi-cpha;
|
2016-02-01 05:09:16 +00:00
|
|
|
reg = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
dflash2: en25s64 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2019-02-10 10:16:20 +00:00
|
|
|
compatible = "jedec,spi-nor";
|
2016-02-01 05:09:16 +00:00
|
|
|
spi-max-frequency = <3500000>;
|
2016-03-23 11:11:36 +00:00
|
|
|
spi-cpol;
|
|
|
|
spi-cpha;
|
2016-02-01 05:09:16 +00:00
|
|
|
reg = <2>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&qspi {
|
|
|
|
status = "okay";
|
|
|
|
|
2019-12-12 06:19:24 +00:00
|
|
|
s25fl128s0: flash@0 {
|
2016-02-01 05:09:16 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2019-02-10 10:16:20 +00:00
|
|
|
compatible = "jedec,spi-nor";
|
2019-12-12 06:19:24 +00:00
|
|
|
spi-max-frequency = <50000000>;
|
2016-02-01 05:09:16 +00:00
|
|
|
reg = <0>;
|
|
|
|
};
|
2015-11-11 09:58:38 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
&i2c0 {
|
|
|
|
status = "okay";
|
|
|
|
pca9547@77 {
|
|
|
|
compatible = "philips,pca9547";
|
|
|
|
reg = <0x77>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
i2c@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x0>;
|
|
|
|
|
|
|
|
rtc@68 {
|
|
|
|
compatible = "dallas,ds3232";
|
|
|
|
reg = <0x68>;
|
|
|
|
/* IRQ10_B */
|
|
|
|
interrupts = <0 150 0x4>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@2 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x2>;
|
|
|
|
|
|
|
|
ina220@40 {
|
|
|
|
compatible = "ti,ina220";
|
|
|
|
reg = <0x40>;
|
|
|
|
shunt-resistor = <1000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ina220@41 {
|
|
|
|
compatible = "ti,ina220";
|
|
|
|
reg = <0x41>;
|
|
|
|
shunt-resistor = <1000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@3 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x3>;
|
|
|
|
|
|
|
|
eeprom@56 {
|
|
|
|
compatible = "at24,24c512";
|
|
|
|
reg = <0x56>;
|
|
|
|
};
|
|
|
|
|
|
|
|
eeprom@57 {
|
|
|
|
compatible = "at24,24c512";
|
|
|
|
reg = <0x57>;
|
|
|
|
};
|
|
|
|
|
|
|
|
adt7461a@4c {
|
|
|
|
compatible = "adt7461a";
|
|
|
|
reg = <0x4c>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&ifc {
|
|
|
|
#address-cells = <2>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
/* NOR, NAND Flashes and FPGA on board */
|
|
|
|
ranges = <0x0 0x0 0x0 0x60000000 0x08000000
|
2016-12-06 07:27:49 +00:00
|
|
|
0x1 0x0 0x0 0x7e800000 0x00010000
|
|
|
|
0x2 0x0 0x0 0x7fb00000 0x00000100>;
|
2015-11-11 09:58:38 +00:00
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
nor@0,0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "cfi-flash";
|
|
|
|
reg = <0x0 0x0 0x8000000>;
|
|
|
|
bank-width = <2>;
|
|
|
|
device-width = <1>;
|
|
|
|
};
|
|
|
|
|
2016-12-06 07:27:49 +00:00
|
|
|
nand@1,0 {
|
2015-11-11 09:58:38 +00:00
|
|
|
compatible = "fsl,ifc-nand";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x1 0x0 0x10000>;
|
|
|
|
};
|
|
|
|
|
2016-12-06 07:27:49 +00:00
|
|
|
fpga: board-control@2,0 {
|
2015-11-11 09:58:38 +00:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
2016-12-06 07:27:49 +00:00
|
|
|
reg = <0x2 0x0 0x0000100>;
|
2015-11-11 09:58:38 +00:00
|
|
|
bank-width = <1>;
|
|
|
|
device-width = <1>;
|
2016-12-06 07:27:49 +00:00
|
|
|
ranges = <0 2 0 0x100>;
|
2015-11-11 09:58:38 +00:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&duart0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&duart1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2016-01-21 09:14:55 +00:00
|
|
|
|
|
|
|
&lpuart0 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
2018-08-01 03:35:14 +00:00
|
|
|
|
|
|
|
&sata {
|
|
|
|
status = "okay";
|
|
|
|
};
|