mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 02:38:56 +00:00
74 lines
1.9 KiB
Text
74 lines
1.9 KiB
Text
|
// SPDX-License-Identifier: GPL-2.0+
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2018 Marvell International Ltd.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Device Tree file for the CN 9030 SoC, made of an AP806 Quad and
|
||
|
|
* one CP110.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <dt-bindings/gpio/gpio.h>
|
||
|
|
#include "armada-common.dtsi"
|
||
|
|
#include "armada-ap807.dtsi"
|
||
|
|
#include "armada-ap80x-quad.dtsi"
|
||
|
|
|
||
|
|
/* This defines used to calculate the base address of each CP */
|
||
|
|
#define CP110_BASE_OFFSET (0xf2000000)
|
||
|
|
#define CP110_SPACE_SIZE (0x02000000)
|
||
|
|
#define CP110_BASE (CP110_BASE_OFFSET + \
|
||
|
|
(CP110_NUM * CP110_SPACE_SIZE))
|
||
|
|
|
||
|
|
#define CP110_PCIE_MEM_SIZE(iface) ((iface == 0) ? 0x1ff00000 : 0xf00000)
|
||
|
|
#define CP110_PCIE_BUS_MEM_CFG (0x82000000)
|
||
|
|
|
||
|
|
/* CP110-0 Settings */
|
||
|
|
#define CP110_NAME cp0
|
||
|
|
#define CP110_NUM 0
|
||
|
|
#define CP110_PCIEx_CPU_MEM_BASE(iface) ((iface == 0) ? 0xc0000000 : \
|
||
|
|
(0xe0000000 + (iface - 1) * 0x1000000))
|
||
|
|
#define CP110_PCIEx_BUS_MEM_BASE(iface) (CP110_PCIEx_CPU_MEM_BASE(iface))
|
||
|
|
|
||
|
|
#include "armada-cp110.dtsi"
|
||
|
|
|
||
|
|
/ {
|
||
|
|
model = "Marvell CN 9030";
|
||
|
|
compatible = "marvell,armada70x0", "marvell,armada-ap806-quad",
|
||
|
|
"marvell,armada-ap806";
|
||
|
|
};
|
||
|
|
|
||
|
|
&cp0_pinctl {
|
||
|
|
compatible = "marvell,mvebu-pinctrl", "marvell,armada-8k-cpm-pinctrl";
|
||
|
|
bank-name ="cp0-110";
|
||
|
|
|
||
|
|
cp0_i2c0_pins: cp0-i2c-pins-0 {
|
||
|
|
marvell,pins = < 37 38 >;
|
||
|
|
marvell,function = <2>;
|
||
|
|
};
|
||
|
|
cp0_i2c1_pins: cp0-i2c-pins-1 {
|
||
|
|
marvell,pins = < 35 36 >;
|
||
|
|
marvell,function = <2>;
|
||
|
|
};
|
||
|
|
cp0_ge1_rgmii_pins: cp0-ge-rgmii-pins-0 {
|
||
|
|
marvell,pins = < 0 1 2 3 4 5 6 7 8 9 10 11>;
|
||
|
|
marvell,function = <3>;
|
||
|
|
};
|
||
|
|
cp0_ge2_rgmii_pins: cp0-ge-rgmii-pins-1 {
|
||
|
|
marvell,pins = < 44 45 46 47 48 49 50 51
|
||
|
|
52 53 54 55 >;
|
||
|
|
marvell,function = <1>;
|
||
|
|
};
|
||
|
|
cp0_pca0_pins: cp0-pca0_pins {
|
||
|
|
marvell,pins = <62>;
|
||
|
|
marvell,function = <0>;
|
||
|
|
};
|
||
|
|
cp0_sdhci_pins: cp0-sdhi-pins-0 {
|
||
|
|
marvell,pins = < 56 57 58 59 60 61 >;
|
||
|
|
marvell,function = <14>;
|
||
|
|
};
|
||
|
|
cp0_spi0_pins: cp0-spi-pins-0 {
|
||
|
|
marvell,pins = < 13 14 15 16 >;
|
||
|
|
marvell,function = <3>;
|
||
|
|
};
|
||
|
|
};
|