mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 05:04:26 +00:00
76 lines
2.6 KiB
ArmAsm
76 lines
2.6 KiB
ArmAsm
|
/*
|
||
|
|
* (C) Copyright 2007
|
||
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
||
|
|
*
|
||
|
|
* Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com>
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <asm-offsets.h>
|
||
|
|
#include <ppc_asm.tmpl>
|
||
|
|
#include <config.h>
|
||
|
|
#include <asm/mmu.h>
|
||
|
|
|
||
|
|
/**************************************************************************
|
||
|
|
* TLB TABLE
|
||
|
|
*
|
||
|
|
* This table is used by the cpu boot code to setup the initial tlb
|
||
|
|
* entries. Rather than make broad assumptions in the cpu source tree,
|
||
|
|
* this table lets each board set things up however they like.
|
||
|
|
*
|
||
|
|
* Pointer to the table is returned in r1
|
||
|
|
*
|
||
|
|
*************************************************************************/
|
||
|
|
.section .bootpg,"ax"
|
||
|
|
.globl tlbtab
|
||
|
|
|
||
|
|
tlbtab:
|
||
|
|
tlbtab_start
|
||
|
|
|
||
|
|
/*
|
||
|
|
* BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the
|
||
|
|
* speed up boot process. It is patched after relocation to enable SA_I
|
||
|
|
*/
|
||
|
|
tlbentry(CONFIG_SYS_BOOT_BASE_ADDR, SZ_256M, CONFIG_SYS_BOOT_BASE_ADDR, 1, AC_RWX | SA_G)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* TLB entries for SDRAM are not needed on this platform.
|
||
|
|
* They are dynamically generated in the SPD DDR(2) detection
|
||
|
|
* routine.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifdef CONFIG_SYS_INIT_RAM_DCACHE
|
||
|
|
/* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
|
||
|
|
tlbentry(CONFIG_SYS_INIT_RAM_ADDR, SZ_4K, CONFIG_SYS_INIT_RAM_ADDR, 0, AC_RWX | SA_G)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* TLB-entry for PCI Memory */
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, CONFIG_SYS_PCI_MEMBASE, 1, AC_RW | SA_IG)
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE1, SZ_256M, CONFIG_SYS_PCI_MEMBASE1, 1, AC_RW | SA_IG)
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE2, SZ_256M, CONFIG_SYS_PCI_MEMBASE2, 1, AC_RW | SA_IG)
|
||
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE3, SZ_256M, CONFIG_SYS_PCI_MEMBASE3, 1, AC_RW | SA_IG)
|
||
|
|
|
||
|
|
/* TLB-entry for the FPGA Chip select 2 */
|
||
|
|
tlbentry(CONFIG_SYS_FPGA_BASE_0, SZ_1M, CONFIG_SYS_FPGA_BASE_0, 1, AC_RWX | SA_I|SA_G)
|
||
|
|
|
||
|
|
/* TLB-entry for the FPGA Chip select 3 */
|
||
|
|
tlbentry(CONFIG_SYS_FPGA_BASE_1, SZ_1M, CONFIG_SYS_FPGA_BASE_1, 1,AC_RWX | SA_I|SA_G)
|
||
|
|
|
||
|
|
/* TLB-entry for the LIME Controller */
|
||
|
|
tlbentry(CONFIG_SYS_LIME_BASE_0, SZ_16M, CONFIG_SYS_LIME_BASE_0, 1, AC_RWX | SA_I|SA_G)
|
||
|
|
tlbentry(CONFIG_SYS_LIME_BASE_1, SZ_16M, CONFIG_SYS_LIME_BASE_1, 1, AC_RWX | SA_I|SA_G)
|
||
|
|
tlbentry(CONFIG_SYS_LIME_BASE_2, SZ_16M, CONFIG_SYS_LIME_BASE_2, 1, AC_RWX | SA_I|SA_G)
|
||
|
|
tlbentry(CONFIG_SYS_LIME_BASE_3, SZ_16M, CONFIG_SYS_LIME_BASE_3, 1, AC_RWX | SA_I|SA_G)
|
||
|
|
|
||
|
|
/* TLB-entry for Internal Registers & OCM */
|
||
|
|
tlbentry(0xe0000000, SZ_16M, 0xe0000000, 0, AC_RWX | SA_I)
|
||
|
|
|
||
|
|
/*TLB-entry PCI registers*/
|
||
|
|
tlbentry(0xEEC00000, SZ_1K, 0xEEC00000, 1, AC_RWX | SA_IG)
|
||
|
|
|
||
|
|
/* TLB-entry for peripherals */
|
||
|
|
tlbentry(0xEF000000, SZ_16M, 0xEF000000, 1, AC_RWX | SA_IG)
|
||
|
|
|
||
|
|
tlbtab_end
|