2018-05-06 21:58:06 +00:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0+ */
|
2015-11-18 10:06:09 +00:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2015 Stefan Roese <sr@denx.de>
|
|
|
|
*/
|
|
|
|
#ifndef __CONFIG_SOCFPGA_SR1500_H__
|
|
|
|
#define __CONFIG_SOCFPGA_SR1500_H__
|
|
|
|
|
|
|
|
#include <asm/arch/base_addr_ac5.h>
|
|
|
|
|
|
|
|
/* Memory configurations */
|
|
|
|
#define PHYS_SDRAM_1_SIZE 0x40000000 /* 1GiB on SR1500 */
|
|
|
|
|
|
|
|
/* Ethernet on SoC (EMAC) */
|
|
|
|
#define CONFIG_PHY_INTERFACE_MODE PHY_INTERFACE_MODE_RGMII
|
|
|
|
/* The PHY is autodetected, so no MII PHY address is needed here */
|
|
|
|
#define PHY_ANEG_TIMEOUT 8000
|
|
|
|
|
|
|
|
/* Enable SPI NOR flash reset, needed for SPI booting */
|
|
|
|
#define CONFIG_SPI_N25Q256A_RESET
|
|
|
|
|
|
|
|
/* Environment setting for SPI flash */
|
2016-03-03 15:57:39 +00:00
|
|
|
|
2016-02-26 18:11:30 +00:00
|
|
|
/* The rest of the configuration is shared */
|
|
|
|
#include <configs/socfpga_common.h>
|
|
|
|
|
2015-11-18 10:06:09 +00:00
|
|
|
#endif /* __CONFIG_SOCFPGA_SR1500_H__ */
|