2014-07-30 05:08:14 +00:00
|
|
|
CONFIG_PPC=y
|
2018-02-03 17:10:38 +00:00
|
|
|
CONFIG_SYS_TEXT_BASE=0xFF800000
|
2019-11-19 01:02:10 +00:00
|
|
|
CONFIG_ENV_SIZE=0x2000
|
|
|
|
CONFIG_ENV_SECT_SIZE=0x20000
|
2019-01-21 08:17:53 +00:00
|
|
|
CONFIG_SYS_CLK_FREQ=66000000
|
2014-07-30 05:08:14 +00:00
|
|
|
CONFIG_MPC83xx=y
|
2019-01-21 08:17:56 +00:00
|
|
|
CONFIG_HIGH_BATS=y
|
2014-07-30 05:08:14 +00:00
|
|
|
CONFIG_TARGET_SBC8349=y
|
2019-01-21 08:17:54 +00:00
|
|
|
CONFIG_DDR_MC_CLOCK_MODE_1_1=y
|
|
|
|
CONFIG_SYSTEM_PLL_FACTOR_4_1=y
|
|
|
|
CONFIG_CORE_PLL_RATIO_2_1=y
|
|
|
|
CONFIG_PCI_HOST_MODE_ENABLE=y
|
|
|
|
CONFIG_PCI_INT_ARBITER1_ENABLE=y
|
|
|
|
CONFIG_PCI_INT_ARBITER2_ENABLE=y
|
|
|
|
CONFIG_BOOT_MEMORY_SPACE_LOW=y
|
|
|
|
CONFIG_BOOT_ROM_INTERFACE_GPCM_16BIT=y
|
|
|
|
CONFIG_TSEC1_MODE_GMII=y
|
|
|
|
CONFIG_TSEC2_MODE_GMII=y
|
2019-01-21 08:17:57 +00:00
|
|
|
CONFIG_BAT0=y
|
|
|
|
CONFIG_BAT0_NAME="SDRAM"
|
|
|
|
CONFIG_BAT0_BASE=0x00000000
|
|
|
|
CONFIG_BAT0_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT0_ACCESS_RW=y
|
|
|
|
CONFIG_BAT0_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT0_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT0_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT5=y
|
|
|
|
CONFIG_BAT5_NAME="IMMR_PCIIO"
|
|
|
|
CONFIG_BAT5_BASE=0xE0000000
|
|
|
|
CONFIG_BAT5_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT5_ACCESS_RW=y
|
|
|
|
CONFIG_BAT5_ICACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT5_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT5_DCACHE_INHIBITED=y
|
|
|
|
CONFIG_BAT5_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT5_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT5_SUPERVISOR_MODE_VALID=y
|
|
|
|
CONFIG_BAT6=y
|
|
|
|
CONFIG_BAT6_NAME="LBC_INITRAM_FLASH"
|
|
|
|
CONFIG_BAT6_BASE=0xF0000000
|
|
|
|
CONFIG_BAT6_LENGTH_256_MBYTES=y
|
|
|
|
CONFIG_BAT6_ACCESS_RW=y
|
|
|
|
CONFIG_BAT6_ICACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT6_ICACHE_GUARDED=y
|
|
|
|
CONFIG_BAT6_DCACHE_MEMORYCOHERENCE=y
|
|
|
|
CONFIG_BAT6_DCACHE_GUARDED=y
|
|
|
|
CONFIG_BAT6_USER_MODE_VALID=y
|
|
|
|
CONFIG_BAT6_SUPERVISOR_MODE_VALID=y
|
2019-01-21 08:17:58 +00:00
|
|
|
CONFIG_LBLAW0=y
|
|
|
|
CONFIG_LBLAW0_BASE=0xFF800000
|
|
|
|
CONFIG_LBLAW0_NAME="FLASH"
|
|
|
|
CONFIG_LBLAW0_LENGTH_8_MBYTES=y
|
2019-05-26 18:45:25 +00:00
|
|
|
CONFIG_ELBC_BR0_OR0=y
|
|
|
|
CONFIG_BR0_OR0_NAME="FLASH"
|
|
|
|
CONFIG_BR0_OR0_BASE=0xFF800000
|
|
|
|
CONFIG_BR0_PORTSIZE_16BIT=y
|
|
|
|
CONFIG_OR0_AM_8_MBYTES=y
|
|
|
|
CONFIG_OR0_XAM_SET=y
|
|
|
|
CONFIG_OR0_SCY_15=y
|
|
|
|
CONFIG_OR0_CSNT_EARLIER=y
|
|
|
|
CONFIG_OR0_ACS_HALF_CYCLE_EARLIER=y
|
|
|
|
CONFIG_OR0_XACS_EXTENDED=y
|
|
|
|
CONFIG_OR0_TRLX_RELAXED=y
|
|
|
|
CONFIG_OR0_EHTR_8_CYCLE=y
|
|
|
|
CONFIG_OR0_EAD_EXTRA=y
|
2019-01-21 08:18:09 +00:00
|
|
|
CONFIG_HID0_FINAL_EMCP=y
|
|
|
|
CONFIG_HID0_FINAL_ICE=y
|
|
|
|
CONFIG_HID2_HBE=y
|
2019-05-26 18:45:25 +00:00
|
|
|
CONFIG_LCRR_DBYP_PLL_BYPASSED=y
|
|
|
|
CONFIG_LCRR_CLKDIV_4=y
|
2016-02-23 05:55:43 +00:00
|
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
|
|
CONFIG_OF_STDOUT_VIA_ALIAS=y
|
2016-06-07 06:31:14 +00:00
|
|
|
CONFIG_BOOTDELAY=6
|
2016-04-22 01:37:19 +00:00
|
|
|
CONFIG_HUSH_PARSER=y
|
2017-10-08 18:48:01 +00:00
|
|
|
CONFIG_CMD_IMLS=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_I2C=y
|
2015-06-22 21:15:30 +00:00
|
|
|
# CONFIG_CMD_SETEXPR is not set
|
2016-04-24 21:29:26 +00:00
|
|
|
CONFIG_CMD_MII=y
|
2016-04-22 20:41:25 +00:00
|
|
|
CONFIG_CMD_PING=y
|
2019-11-10 16:28:03 +00:00
|
|
|
CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
|
2019-11-19 01:02:10 +00:00
|
|
|
CONFIG_ENV_ADDR=0xFF840000
|
|
|
|
CONFIG_ENV_ADDR_REDUND=0xFF860000
|
2017-03-13 17:48:42 +00:00
|
|
|
# CONFIG_MMC is not set
|
2017-02-11 13:43:54 +00:00
|
|
|
CONFIG_MTD_NOR_FLASH=y
|
2018-10-14 20:10:50 +00:00
|
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
|
|
CONFIG_SYS_FLASH_CFI=y
|
2018-04-27 12:52:21 +00:00
|
|
|
CONFIG_PHY_MARVELL=y
|
2018-03-28 12:38:18 +00:00
|
|
|
CONFIG_TSEC_ENET=y
|
2016-10-26 21:15:37 +00:00
|
|
|
# CONFIG_PCI is not set
|
2015-11-19 13:48:14 +00:00
|
|
|
CONFIG_SYS_NS16550=y
|
2016-02-23 05:55:42 +00:00
|
|
|
CONFIG_OF_LIBFDT=y
|