2015-06-10 15:50:57 +05:30
|
|
|
/*
|
2015-08-20 15:21:48 +02:00
|
|
|
* Configuration for Xilinx ZynqMP emulation platforms
|
2015-06-10 15:50:57 +05:30
|
|
|
*
|
|
|
|
* (C) Copyright 2014 - 2015 Xilinx, Inc.
|
|
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
|
|
* Siva Durga Prasad Paladugu <sivadur@xilinx.com>
|
|
|
|
*
|
|
|
|
* Based on Configuration for Versatile Express
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __CONFIG_ZYNQMP_EP_H
|
|
|
|
#define __CONFIG_ZYNQMP_EP_H
|
|
|
|
|
2015-09-29 01:27:13 +02:00
|
|
|
#define CONFIG_ZYNQ_SDHCI_MAX_FREQ 52000000
|
2016-11-01 23:49:53 +05:30
|
|
|
#define CONFIG_ZYNQ_SDHCI_MIN_FREQ (CONFIG_ZYNQ_SDHCI_MAX_FREQ >> 9)
|
2015-06-10 15:50:57 +05:30
|
|
|
#define CONFIG_ZYNQ_EEPROM
|
2015-11-16 16:49:23 +05:30
|
|
|
#define CONFIG_ZYNQMP_XHCI_LIST {ZYNQMP_USB0_XHCI_BASEADDR, \
|
|
|
|
ZYNQMP_USB1_XHCI_BASEADDR}
|
2015-06-10 15:50:57 +05:30
|
|
|
|
2015-11-05 08:32:14 +01:00
|
|
|
#define COUNTER_FREQUENCY 4000000
|
|
|
|
|
2015-06-10 15:50:57 +05:30
|
|
|
#include <configs/xilinx_zynqmp.h>
|
|
|
|
|
|
|
|
#endif /* __CONFIG_ZYNQMP_EP_H */
|